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For the time being, SHA-2 a trustworthy hash algorithm is being used over the net. But who could
assure that this is not going to do an unexpected turn with someone's release of a breaking
algorithm which could put in risk the integrity of most of the trusted secure communications?
To avoid this, NIST (National Institute of Standards and Technology) has created "SHA-3 hash
competition" in the same way as they done with AES encryption algorithm. When this competition
finishes it's quite sure that the most important feature of the outgoing algorithm will be how much
strong and hard-breaking it is. But how fast it is, is also important.
The task is about implementing a working version of Blue Midnight Wish algorithm (an algorithm
designed by professor Danilo Gligoroski from NTNU and Vlastimil Klima an independent
cryptographer from Czech Republic) presented at NIST competition into nVidia GPU to get as much
speedup as possible. The work can be divided in a theoretical and a practical part. First, study the
current and future possible parallel capable technologies. Secondly, implement a CUDA based
version and get results which will help to assure what can and what can't be done with these
technologies.
Assignment given: 23. September 2008

























a  room  where  the  perforated  plaques  did  the  same  function  as  the  current 
machine code object does and at present we are at a point where the number of 
processors within our graphic device unit it’s not enough for our requirements. 
A  change  in  the  evolution  of  computing  is  looming.  We  are  in  a  transition 
where  the  sequential  computation  is  losing  ground  on  the  benefit  of  the 
distributed. And not because of the birth of the new GPUs easily accessible this 
trend  is  novel  but  long  before  it  was  used  for  projects  like  SETI@Home, 
fightAIDS@Home,  ClimatePrediction  and  there  were  shouting  from  the 
rooftops about what was to come. Grid computing was its formal name. Until 
now  it  was  linked  only  to  distributed  systems  over  the  network,  but  as  this 
technology evolves it will take different meaning. 
nVidia with CUDA has  been one  of  the  first  companies  to make  this  kind of  
software  package  noteworthy.  Instead  of  being  a  proof  of  concept  it’s  a  real 
tool. Where the transition is expressed in greater magnitude in which the true 
artist is the programmer who uses it and achieves performance increases.  





great  community  and  great  software  (IBM  is  the  company  in  charge  of 
maintenance). Unlike  nVidia  is  not  as  accessible  as  it  is  but  IBM  is  powerful 




To  sum  up,  this  is  only  the  beginning,  and  in  this  thesis  is  sized  up  the 
possibility  of  using  this  technology  for  accelerating  cryptographic  hash 
algorithms.  BLUE MIDNIGHT WISH  (The  hash  algorithm  that  is  applied  to  the 
surgery)  is  undergone  to  an  environment  change  adapting  it  to  a  parallel 
capable  code  for  creating  empirical  measures  that  compare  to  the  current 
sequential  implementations.  It  will  answer  questions  that  nowadays  haven’t 
been answered yet. 
BLUE MIDNIGHT WISH  is a candidate hash  function  for  the next NIST standard 












give  a  clear  answer:  NO.  Although  the  answer  is  negative,  it  still  has  a 
significant scientific value. The point is that my work acknowledges viewpoints 
and standings of a part of  the cryptographic community  that  is doubtful  that 














































































The goal of  this  thesis was, at  the  first  time,  the  implementation of  two hash 
algorithms  developed  in  ‘Institutt  for  telematikk’  at  NTNU  into  a  specific 
GPGPU  (General‐Purpose  Computing  on  Graphics  Processing  Units), 
concretely in a CUDA based graphic device card. 
But  after  some  tests  in  the  thesis,  it  was  slightly modified  in  able  to  get  the 
needed  results  in  this  area.  As  it  can  be  seen  in  the  results,  these  are  not  as 
hopeful  as  expected.  Consequently,  the  thesis was  focused  in  the  results  and 







• Proposal:  It  is  taken  only  one  proposal  and  it  is  designed  or  thought 
how to integrate into the project. 






Different  operating  systems  require  different  tools  to  put  the  thesis working. 
There  are  different  tools  that  together  achieve  the  same  result.  In  this  thesis 
Windows  and Mac OS X were  used.  The  first  one was  used  in  the  computer 
where the CUDA based device card was installed, named as “Thesis Computer”. 
Mac OS X  instead was  the operating  system used by  the writer  of  this  thesis 




The Thesis  Computer  was  a  fresh Windows  XP  SP3  installation with  nothing 
more than browsers, office automation tools and that kind of stuff. The goal of 

























After  installing  these  packages  and  testing  over  the  SDK  samples  that  all 
worked  well  it  was  time  to  install  the  most  known  IDE  (Integrated 
Development  Environment),  RAD  (Rapid  Application  Development)  or 
whatever  it  is, Microsoft  Visual  Studio  (MVS).  In  this  case  it  is  necessary  to 
install Microsoft  Visual  Studio  2005  (8.0  internal  version)  to  maintain  the 
compatibility  with  the  samples  in  the  SDK.  It  also  was  helpful  CUDA  VS 
Wizard,  a  template  to  do  the  task  of  creating CUDA projects  into Microsoft 
Visual Studio easier.  






The Personal Computer was used  at  the  first  stage of  the process,  coding  the 
proposal and delivering to Thesis Computer a compiling implementation. This 
could  be  done  because  CUDA was  able  to  compile  and  run  projects without 
having any CUDA based device card. This was called Emulation Mode and as it 
says  emulates  an  inexistent CUDA device.  In  this  case,  only nVidia  SDK  (the 
same version) was needed. 






• GCC  (GNU  Compiler  Collection):  The  GNU  Compiler  Collection 
includes  front  ends  for C, C++, Objective‐C, Fortran,  Java,  and Ada,  as 
well  as  libraries  for  these  languages  (libstdc++,  libgcj,  …).  Concretely, 
gcc/g++ was used to compile non‐CUDA code. 
• SCons  (A  Software  Construction  Tool):  Is  an  improved,  cross‐
platform  substitute  for  the  classic  make  utility  with  integrated 
functionality similar to autoconf/automake and compiler caches such as 
ccache. In short, SCons is an easier, more reliable and faster way to build 
software.  It  was  prepared  to  work  with  CUDA  (using  CudaTool)  on 
UNiX based systems. 
• VIM  (Vi  IMproved): Vim  is  a  highly  configurable  text  editor  built  to 
enable  efficient  text  editing.  It  is  an  improved  version  of  the  vi  editor 
distributed  with  most  UNIX  systems.  It  was  used  to  code  CUDA 
programs as well as SConstruct files. 
• GNU Octave: GNU Octave is a high‐level language, primarily intended 
for  numerical  computations.  It  provides  a  convenient  command  line 
interface for solving linear and nonlinear problems numerically, and for 
performing other numerical experiments using a language that is mostly 


















The history before  reaching  the actual position  in  the graphic devices market 
has had  a  typical  evolutionary way,  the usual way  to  converge  into  the point 
that  all  the  enterprises  were  looking  for.  Leaving  the  battles  and  saying  “it’s 
over” to the war of conquering the whole market and dividing this into pieces 
for  controlling  their  own  bubble.  As  it  usually  happens  some  battles  will 
happen  during  the  next  years  because  some  pieces  of  this market will  bump 
into the others controlling bubble. Nowadays the war is to keep their bubbles 
intact and try to be innovative to control the upcoming sectors. 
Concretely, we are  talking about  the war of  the parallel  computing. And how 
we get into this war is what the next lines will explain. 
All  the  users  and  developers  since  the  first mono  task  processor was  created 
were finding parallel/multi task execution, at least the sensation of that without 





While  one  core  processor  manufacturing  technology  continues  to  improve, 
minimizing the transistor sizes, physical limits have become a major problem. 
As  predicted  by Moore’s  law,  the main  problem  is,  at  this moment,  the  heat 
dissipation  in  that  reduced  transistor  sizes  and by consequence  the problems 
that occur like incorrect data synchronization. This is why the most important 
manufacturers changed their priority. While getting core frequency increased is 
getting more and more complicated  (It’s  expected  to get  atom sizes  in 2 or  3 
generations) they decided to change how to deal with the problem, using multi 
cores.  
This new way  to  tackle  the problem has advantages and disadvantages.  If  the 
operating system implements multi core processors, multi tasking is improved 
in  the  same quantity of  cores has  the processor,  and  the end user will notice 
immediately.  But  the  tasks  themselves,  if  are  not  coded  thinking  in  parallel 
architecture,  are not  going  to be  improved or  speeded up. Probably  they will 
run slower than they did in mono processor architectures. 
The  reason  of  why  the  tasks  will  run  slower  is  easy  to  understand.  Usually 
adding more cores to the same processor wants to say that each core running 
independently  will  work  slower.  And  probably  the  task  that  we  are  going  to 
execute isn’t prepared for threading or parallel computing and it will run only 
in  one  core  that  isn’t  as  good  as  one  mono  processor.  For  example,  after 
retrieving  information  from  Intel  for  the  same  date  and  the  same 














This means  that  a  task  coded without  thinking  in  parallel  programming will 
run 50% slower in a Core Duo processor. Instead, if the task is thread‐capable it 
will  run  as  fast  as  in  the  first  processor  with  at  least  a  50%  less  power 
consumption. 
The  same  thing  happens  to  the  GPU’s.  When  we  are  using  only  one  core 
independently instead of in parallel mode, we are not getting benefit from the 
other cores (In nVidia Tesla for example, each one runs at 600 MHz). 
Nowadays  the  reality  is  a  little  bit  different.  Although  the  hardware  vendors 
have  been moving  to multi  core  architectures  creating  the  situation  of  a  big 





Some  of  the  new multi  core  hardware/software  shown  below will  look more 
homogenous,  like  a  group  of  CPUs.  Others,  instead,  will  look  more 
heterogeneous, like CPUs helped by different specialized cores like GPUs. Both 





reduce  (or  eliminate)  the  need  to  use  separate  GPUs  and  other 
accelerators  for  general‐purpose  computing,  although  it  seems  likely 
that it could bear some similarities to GPUs in the areas of floating point 














and has put  “stream computing”  and  “accelerated computing”  (formerly 
known  as  “Fusion”)  in  the middle  of  their  strategy.  The  vision  here  is 
basically  fusion  of  CPU  and  specialized  “accelerators”  so  that  the 
hardware  is more  tuned  to  different  use  cases.  For  example,  CPUs  are 
great at time slicing and scheduling, while GPUs are great at processing 
math  in parallel. AMD  recently made  a  public  embrace  of  the nascent 
OpenCL standard as a programming model for GPU. 
• IBM,  in  partnership  with  Sony  and  Toshiba,  has  brought  the  CellBE 
processor to market.  The basic idea here is similar to AMD’s accelerated 
computing:  specialized  hardware  tuned  to  different  use  cases  all  on  a 
single chip. 
• nVidia  is  focused on  the GPU. Focus has  a  lot of  advantages; nVidia  is 
ahead  of  AMD  in  getting  GPU  into  the mainstream market  (although 



























and expanded  its market giving the chance to use  this  innovative products  in 
research  areas.  CUDA  was  created  with  the  intention  to  monopolize  these 
areas. 
As the reader probably knows, nVidia  is only dedicated to the development of 
graphic  device  cards  putting  all  its  competence  creating  innovative  devices. 
That’s  a  great  pro  for  the  enterprise  having  at  present  always  a  step  ahead 
others. CUDA is the reality of years of work. 
But  what’s  CUDA?  CUDA  (Compute  Unified  Device  Architecture)  is  a  SDK 
created by nVidia  to use  their  graphic devices  for non‐graphical purposes.  Its 
strength  is  based  on  the D&C  (Divide  &  Conquer)  strategy,  creating  a  lot  of 
threads for running in parallel over all the cores that a device has. After doing 












ATi  Stream  Computing  is  the  response  of  the  AMD  ATi  Fusion  to  nVidia’s 
CUDA SDK. Although, they created the SDK first (Close‐To‐Metal (CTM) low‐
level API), the well‐known one is CUDA. 
They  have  taken  with  dedication  the  development  of  a  useful  developer  kit 
before  showing  it  to  the world and here  is  the  result. A SDK that works with 













ATi  graphic  devices  is  a  modified  version  of  BrookGPU,  supposed  to  be  an 
optimized one, called Brook+ (We’re going to explain it before). 
This  high‐level  language  talks  to  the ATi  Stream Layer, which  is  both  a  low‐
level  language  and  an  API.  It’s  the  CTM  successor.  Other  applications  and 
middleware also speak to this layer. 
There was a bit commotion after this presentation because Brook+ was adopted 
as  the  primary  tool  to  code  on  ATi  cards.  But  in  that  moment,  the  world 
attended  to  the  union  between  influencing  enterprises  shouting  for  an  open 
standard adoption. 
In some ways it reminds of the early days of the 3D‐acceleration where we had 
competing  3D  API’s  from  3dfx  (Glide),  Rendition  (Redline)  and  PowerVR 
(VideoLogic  now  Imagination  Technologies).  The  competition  meant  that 
developers had to program patches for each type of cards just to give users 3D‐
support. The solution at  that  time was a  few broader standards, OpenGL and 
DirectX,  and  it  looks  like  the  solution  will  be  similar  this  time.  Now  the 
standard is called OpenCL and is what the enterprises have been claiming for. 
At the moment, ATi has sold more than 2 million ATi RadeonTM HD 4000 series 
graphic  device  cards.  They  announced  that  downloading  a  freely  available 
package will unlock built‐in ATi Stream capabilities giving  the possibility,  for 





















vendors  of  systems,  silicon,  middleware,  tools  and  applications.  It’s  open, 















you  are  developing  for  a  nVidia  GeForce,  ATi  Radeon  or  IBM  Cell 
processors,  the  code  is  going  to  be  the  same,  transparent  to  the 
developer. 
• Diverse  Applications:  It’s  going  to  be  used  in  different  kind  of 
applications  starting  from  embedded  and  mobile  software  through 
consumer applications to HPC solutions. 
• Diverse  Industry:  Diverse  applications  entail  to  diverse  industry 
participation like processor vendors, system OEMs, middleware vendors, 
application developers, etc. 

























BrookGPU  is  the  Stanford  University  Graphics  group's  compiler  and  runtime 
implementation of the Brook stream programming language for using modern 
graphic device cards for non‐graphical, or general‐purpose computation. 






Stanford  presented  it.  Concretely,  Brook  proposed  to  encapsulate  all  the 
management  part  of  the  3D  API  and  expose  the  GPU  as  a  coprocessor  for 
parallel calculations. For this, Brook comprises a compiler, which takes a .br file 
containing C++ code and extensions and generates standard C++ code that will 
be  linked  to  a  run‐time  library  that has  various back‐ends  (DirectX, OpenGL 
ARB, OpenGL NV3x, x86). 
But BrookGPU has a very big problem. One over which BrookGPU’s developers 
had  no  control,  compatibility.  It’s  not  strange  for  GPU  manufacturers  to 





















expect  to  get  into  graphic  device  cards market,  at  the moment  under  nVidia 
and AMD/ATi control in 98%. 
Intel  Larrabee  is  at present being developed but on  a  SIGGRAPH 2008 paper 






Intel  Larrabee will mean one big  step  ahead over  current  systems. Both  Intel 
with  Larrabee  and  AMD/ATi  with  Fusion  are  walking  in  the  same  direction 
unifying the two most important components of a system: CPU and GPU. 
However,  Intel  is  speaking  about  a  long‐term  basis,  instead  of  AMD/ATi 













market  don’t  have  too  much  followers  (In  part  due  to  operating  system 
developers passivity to fit these processors well in the running architecture). 











lines  of  existing  code  to  new  parallel  programming  models  or 
compilers.  To  help  this  transition,  Intel  researchers  are  developing 
“Ct,” or C/C++ for Throughput Computing.” 
And how is going to be done? Creating a library‐like solution in the same way 
as  BrookGPU does.  There  is  a  first  step  parsing  to  analyze  if  ‘Ct’  code  exists. 
This  is  done  using  special  Ct‐based  parallel  data  types.  After  that  the  code 
identified by ‘Ct’ is used for parallelizing it. For example we have this: 
TVEC<F64> A,expv,product,SMVP; 
A       = 5; 





product = A*expv; // product = [5 10 15 20 25] 
SMVP    = addReduce(product) // SMVP = 5+10+15+20+25 = 75 
 
This is the simplest example that can be written. But teaches how is the idea of 
















If  we  calculate  the  speedup  of  each  task  dividing  the multi‐threaded  by  the 
single‐threaded we obtain an almost uniform random parameter between [6,8]. 









       Cell BE 
 







and  8  specialized  co‐processors  called  Synergistic  Processing Elements  (SPE). 
The  PPE  and  SPEs  are  linked  together  by  an  internal  high  speed  bus  called 
Element Interconnect Bus (EIB). 
The  PowerPC  Processing  Element  (PPE)  follows  the  64‐bit  PowerPC  AS 










256  KB  instruction  and  data  local  memory  area  (called  local  store)  which  is 








area.  Cell  BE  is  more  focused  in  industrial  area  composed  by  HPC  (High 
Performance Computing), upcoming Video/Audio systems, powerful consoles, 
where has the sector won. nVidia  instead  is  the  leader  in personal computing 
(and now its getting known by researches, universities, etc.) and is migrating its 










linearly,  with  the  same  quantity  of  money  PS3  arrives  to  256*23.8  =  6.111 
GigaFLOPS.  2.18  times  faster  than  nVidia  Tesla  HPC  in  single  precision 
computation and 2.58 times faster in double precision. 





of  Cell  BE,  based  systems).  Consequently,  these  groups  (Universities,  HPCs, 











As  explained  in  the  background  of  this  thesis,  CUDA  is  a  SDK  developed  by 
nVidia  to  let  developers  the  possibility  of  programming  into  CUDA‐capable 
nVidia  devices.  A  parallel  programming  model  and  software  environment 
designed  to  overcome  the  challenge  of  transparently  scale  its  parallelism  to 
leverage  the  increasing  number  of  processor  cores,  while  maintaining  a  low 
learning curve for programmers familiar with standard programming languages 
such as C. 
At  its  engine  there  are  three  main  abstractions,  hierarchy  of  thread  groups, 
shared  memories  and  synchronization  between  threads.  To  use  all  of  them 
together CUDA gives a minimal set of C extensions. 
But not all  that glitters  is gold. CUDA provides  the  software development kit 
for  create  our  parallel  made  applications  but  doesn’t  magically  convert  our 
sequential  thinking habit  into optimized code. Although  this SDK helps a  lot 
and  reduces dramatically  the  learning  curve, we need  to become accustomed 
with parallel code deployment. 
Once we think up how to create our application for be able to run in a parallel 








Why  weren’t  they  handicapped  in  the  same  way  as  their  rivals  who  design 
CPUs?  The  reason  is  very  simple:  CPUs  are  designed  to  get  maximum 
performance  from  a  stream  of  instructions,  which  operates  on  diverse  data 
(such  as  integers  and  floating‐point  calculations)  and  performs  random 
memory accesses, branching, etc. Up to that point, architects were working to 
extract  more  parallelism  of  instructions  –  that  is,  to  launch  as  many 
instructions  as  possible  in  parallel.  Accordingly,  the  Pentium  introduced 




stream  of  instructions,  and  consequently,  blindly  increasing  the  number  of 
calculating units is useless, since they remain unused most of the time. 
In  the  other  hand,  the  operation  of  a GPU  is  too  simple.  The  job  consists  of 
taking a group of polygons, on the one hand, and generating a group of pixels 
on  the other. The polygons and pixels  are  independent of  each other,  and  so 
can be processed by parallel units. That means that a GPU can afford to devote 








requirements  that  this kind of SDK should has. Normally,  the hardware  itself 
imposes  the  restrictions and  the needs of a SDK. As  shown  in  the  last  figure, 
the  GPU  is  composed with  a  lot  of  ALU’s  prepared  to  process  some  graphic 
data.  To  manage  these  ALUs  uses  threads  that  can  be  coded  for  our  own 
purposes. 
But the threads are organized in one way that it is easy for the device to launch 






































CUDA  assumes  that  the  threads may  execute  on  a  physically  separate  device 
that operates as a coprocessor to the host running the C program. This  is  the 
case  when  the  kernels  execute  on  a  GPU  and  the  rest  of  the  C  program 
continues executing on a CPU. 
It  also  assumes  that both  the host  and  the device maintain  their own DRAM 
referred  to  as  host  memory  and  device  memory,  respectively.  Therefore,  a 





























Shared Memory  is  like Device Memory but  it differs  in the quantity of  threads 
that  could  get  access  to  it.  It  is  deductible  with  the  figure  up,  that  Shared 
Memory  is  only  shared  by  the  threads  in  the  multiprocessor.  Namely,  its 
changes  could only be  seen by  the  threads within  the multiprocessor  (within 
the block when we  configure  our  kernel)  and  is  used  for  the  communication 




the nVidia  forums usually when people  is  talking  about  registers want  to  say 
local memory, and vice versa. But they are not the same. 
Local  Memory  is  an  abstraction  made  by  CUDA  to  be  able  to  differentiate 
between global memory and local memory of each thread, but in essence, they 
reside  in  the  same memory place  (global memory).  It was  created  to  fulfil  as 
well as possible the needs of the developer. 
Instead, Registers  are memories owned by each  thread. There aren’t  so much 
but  they  help  getting  our  application  faster.  Normally,  automatic  variables 
declared in a kernel reside in registers, which provide very fast access. In some 









Constant  Memory  can  be  filled  up  with  constant  values  before  launching  a 
kernel  and  it  cannot  be modified  during  the  execution.  It  is  like  the #define 
statement in C that cannot be modified after it have been pre‐processed. 
The Texture Cache is a place where the 2D textures are put there to have a fast 
access  to  them.  It’s  vastly  larger  than  Constant  Memory  and  has  two‐
dimensional locality (traditional caches have locality in a single dimension). It 
is  not  our  interest  when  we  are  developing  not‐OpenGL/DirectX  kind  of 
applications. 
But there are big differences between memories as we can see in the next table: 
Name  Size  Speed  Type  Alloc. Place 
Registers  8192/ MP  Fast  R/W  MP 
Shared 
Memory  16 Kb  Fast  R/W  MP 






Memory  64 Kb  Fast  R  DRAM 
Texture Cache  16 Kb/MP  Fast  R  DRAM 
Global 





The  CUDA  API  encompasses  a  whole  ecosystem  of  software.  Its  hear  is  the 
CUDA  C  which  is  compiled  with  nvcc  (nVidia  compiler,  based  on  Open64 
back‐end). CUDA is not C, is a variant of C extensions. 
To be able of executing CUDA‐kind code it’s needed the installation of CUDA 
driver,  which  is  now  included  in  all  nVidia  graphic  drivers.  The  CUDA  run‐
time, which is a dynamic compiler (JiT – Just in Time compiler, yes! Based on 
Toyota  method)  that  can  target  the  underlying  hardware,  is  an  optional 
















exchange  for  easy  to  validate  behaviour.  To  fulfil  the  needs  of  this  area  nvcc 
could  deliver  a  CUDA  binary  file  and  avoid  the  dynamic  compilar  of  weird 
behaviour.  The  user  who  uses  .cubin  files  is  tied  up  to  execute  in  a  specific 
environment, that is to say, a concrete GPU and nVidia driver version. 
Finally,  there  is  the  option  of  getting  a  Standard  C  output.  This  could  be 
redirected  to  the  actual  well‐known  compilers  like  Intel  (icc),  GNU  (gcc). 
What’s the benefit of doing this? It’s easy to understand. When programming 
CUDA compatible programs, code  is made  in the way  it’s easy  to optimize.  It 









As  explained  before,  CUDA  was  designed  thinking  in  the  longevity  of  the 
released packages. The capabilities of CUDA devices are described as a revision 
number that is closely linked with the version of CUDA that could execute. The 
first digit  indicates  the  core  architecture  and  the  second digit  indicates more 
negligible improvements. 
On July 2006 CUDA released its first SDK version, 0.2 Beta. In this time there 











Compute  capability  version  is  not  related  to  the  CUDA  version.  At  present, 
nVidia has released CUDA 2.0 but there is no compute capabilities update. For 











#define NUMTHREADSPERBLOCK 10 
 
__constant__ int kte_dev [NUMTHREADSPERBLOCK]; 
             int kte_host[NUMTHREADSPERBLOCK]; 
 
void __device__ addFunc(int idx, int *data) {  







__global__ void myKernel(int *deviceVar) { 
    extern __shared__ int s_data[]; 
    // This is not necessary because we have only one block full of 
    // threads but it's illustrative (blockDim.x = numThreadsPerBlock) 
    // (blockDim.x = numThreadsPerBlock)*(blockIdx.x = 0) = 0 
    int idx = blockDim.x *blockIdx.x + threadIdx.x; 
 
    // Transfer data to shared memory 
    s_data[idx] = deviceVar[idx]; 
    // Execute the addition function 
    addFunc(idx, s_data); 
    // Transfer data from shared memory 
    deviceVar[idx] = s_data[idx]; 
} 
 
int main(int argc, char **argv) { 
    // Allocated in the host memory 
    int *hostVar; 
    int numThreadsPerBlock = NUMTHREADSPERBLOCK; 
    int memSize = numThreadsPerBlock * sizeof(int); 
     
    // Initialize and copy it to Constant Cache 
    for(int i = 0; i < numThreadsPerBlock; i++) { 
        kte_host[i] = i; 
    } 
    cudaMemcpyToSymbol(kte_dev, kte_host, sizeof(kte_host)); 
    // Allocated in the device memory 
    int *deviceVar; 
    // Alloc memory in host 
    hostVar = (int *)malloc(memSize); 
    cudaMalloc((void **)&deviceVar, memSize); 
    // Fill with 0's 
    memset(hostVar,0,memSize); 
    // Copy it to device's memory 
    cudaMemcpy(deviceVar, hostVar, memSize, cudaMemcpyHostToDevice); 
    // Launch kernel 1 block NUMTHREADSPERBLOCK 
    myKernel<<1,numThreadsPerBlock,memSize>>(deviceVar); 
    // Wait until process it's finished 
    // This is not necessary because the cudaMemcpy below is a blocking 
    // function which will stop running the CPU task until deviceVar is 
    // unblocked 
    cudaThreadSynchronize(); 
    // Copy it back to host's memory 
    cudaMemcpy(hostVar, deviceVar, memSize, cudaMemcpyDeviceToHost); 
    // Test if something was wrong 
    for(int i = 0; i < numThreadsPerBlock ; i++) { 
        assert(hostVar[i] == i); 
    } 
    // Free host's memory 










SHA‐3  NIST  (National  Institute  of  Standards  and  Technology)  hash 
competition. 
This hash competition was thought in the same way as AES was, with a detailed 
timeline and a  lot of deadlines before deciding which  is  going  to be  the next 
standard  hash  algorithm.  In  the  appendix,  you  can  find  the  SHA‐3  hash 



















BMW224  < 264  512  32  Little‐endian  224  Yes 
BMW256  < 264  512  32  Little‐endian  256  Yes 
BMW384  < 264  1024  64  Litlle‐endian  384  Yes 
























As  it  can  be  observed  it  is  a  recursive  algorithm  that  depends  with  the  last 













Our purpose  is  to use CUDA and try to  implement BMW on it. To reach this 
aim first we need to  identify which parts are  those that could be parallelized. 
This  work  is  done  in  the  paper  submitted  to  NIST  (Section  4.5:  Internal 
Parallelizability of BLUE MIDNIGHT WISH).  
The  compression  function  (f0,  f1  and  f2)  allows  a  very  high  level  of 


























was  decided  to  don’t  implement  some  parallel  parts  to  get  the  best 
performance with nVidia graphic device cards.  

















We  known  that  the  hash  obtained  from  a  message  before  getting  the  final 
output  needs  to  split  the  message  into  small  blocks.  Using  a  loop  and 
recursively  with  the  last  compression  procedure  calculation  we  update  the 
output at each time and after the last calculation we get the hash. 
In  this  design,  the  loop  is  coded  inside  an  unique CUDA kernel.  This  design 
includes  the  f0,  f1 and  f2  calculation  in  the same kernel. As  said  in  the section 
“Identifying parallel blocks” f0 and f1 can be calculated paralelly but what about 

















Two kernels were created. The  first one calculates  f0 block and  the  second  f2. 
Each  loop  iteration compression procedure  is  called. This means  that  at  each 
iteration  of  a  piece  of  message  block  needs  to  be  transferred  to  the  device 

















The  two  designs  were  implemented  but  only  one  is  added  to  the  appendix 
because  of  the  difference  in  performance  between  two  proposals.  The  first 
design was much slower than the second one and all the efforts were focused in 




    cudaMemcpy(data32_dev, data32, 16*sizeof(u_int32_t), cudaMemcpyHostToDevice);\ 
    cudaMemcpy(p256_dev, p256, 16*sizeof(u_int32_t), cudaMemcpyHostToDevice);\ 
    kernel_f0<<<1,16>>>(data32_dev, p256_dev);\ 
    cudaMemcpy(p256, p256_dev, 32*sizeof(u_int32_t), cudaMemcpyDeviceToHost);\ 
 
    […] // f1 sequential block 
 
    cudaMemcpy(data32_dev, data32, 16*sizeof(u_int32_t), cudaMemcpyHostToDevice);\ 
    cudaMemcpy(p256_dev, p256, 16*sizeof(u_int32_t), cudaMemcpyHostToDevice);\ 
    kernel_f2<<<1,16>>>(XL32, XH32, data32_dev, p256_dev);\ 







__global__ void kernel_f0(u_int32_t *data32, u_int32_t *p256) { 
    u_int32_t thread = threadIdx.x; 
    u_int32_t idx=thread*5,sign=thread*4; 
 
 /*  Mix the message block with the previous double pipe.       */ 
    p256[thread]    ^= data32[thread]; 
    __syncthreads(); 
    p256[16+thread]  =                 p256[idx_f0[idx + 0]] + 
                       sign_f0[sign+0]*p256[idx_f0[idx + 1]] + 
                       sign_f0[sign+1]*p256[idx_f0[idx + 2]] + 
                       sign_f0[sign+2]*p256[idx_f0[idx + 3]] + 
                       sign_f0[sign+3]*p256[idx_f0[idx + 4]]; 
    __syncthreads(); 
    switch(thread % 5)  
    { 
        case 0: p256[thread] = s32_0(p256[16+thread]); break; 
        case 1: p256[thread] = s32_1(p256[16+thread]); break; 
        case 2: p256[thread] = s32_2(p256[16+thread]); break; 
        case 3: p256[thread] = s32_3(p256[16+thread]); break; 
        case 4: p256[thread] = s32_4(p256[16+thread]); break; 
    } 
} 
• Kernel 1: Calculation of f2: 
__global__ void kernel_f2(u_int32_t XL32_host, u_int32_t XH32_host, u_int32_t *data32, u_int32_t 
*p256) { 
    u_int32_t thread = threadIdx.x; 
    u_int32_t XL32 = XL32_host; 






    /*  Compute the double chaining pipe for the next message block. */       
    switch(thread)  
    { 
        case 0:  p256[0] =  (shl(XH32, 5) ^ shr(p256[16],5) ^ data32[ 0]) + (    XL32    ^ 
p256[24] ^ p256[ 0]); break; 
        case 1:  p256[1] =  (shr(XH32, 7) ^ shl(p256[17],8) ^ data32[ 1]) + (    XL32    ^ 
p256[25] ^ p256[ 1]); break; 
        case 2:  p256[2] =  (shr(XH32, 5) ^ shl(p256[18],5) ^ data32[ 2]) + (    XL32    ^ 
p256[26] ^ p256[ 2]); break; 
        case 3:  p256[3] =  (shr(XH32, 1) ^ shl(p256[19],5) ^ data32[ 3]) + (    XL32    ^ 
p256[27] ^ p256[ 3]); break; 
        case 4:  p256[4] =  (shr(XH32, 3) ^     p256[20]    ^ data32[ 4]) + (    XL32    ^ 
p256[28] ^ p256[ 4]); break; 
        case 5:  p256[5] =  (shl(XH32, 6) ^ shr(p256[21],6) ^ data32[ 5]) + (    XL32    ^ 
p256[29] ^ p256[ 5]); break; 
        case 6:  p256[6] =  (shr(XH32, 4) ^ shl(p256[22],6) ^ data32[ 6]) + (    XL32    ^ 
p256[30] ^ p256[ 6]); break; 
        case 7:  p256[7] =  (shr(XH32,11) ^ shl(p256[23],2) ^ data32[ 7]) + (    XL32    ^ 
p256[31] ^ p256[ 7]); break; 
        case 8:  p256[ 8] = (    XH32     ^     p256[24]    ^ data32[ 8]) + (shl(XL32,8) ^ 
p256[23] ^ p256[ 8]); break; 
        case 9:  p256[ 9] = (    XH32     ^     p256[25]    ^ data32[ 9]) + (shr(XL32,6) ^ 
p256[16] ^ p256[ 9]); break; 
        case 10: p256[10] = (    XH32     ^     p256[26]    ^ data32[10]) + (shl(XL32,6) ^ 
p256[17] ^ p256[10]); break; 
        case 11: p256[11] = (    XH32     ^     p256[27]    ^ data32[11]) + (shl(XL32,4) ^ 
p256[18] ^ p256[11]); break; 
        case 12: p256[12] = (    XH32     ^     p256[28]    ^ data32[12]) + (shr(XL32,3) ^ 
p256[19] ^ p256[12]); break; 
        case 13: p256[13] = (    XH32     ^     p256[29]    ^ data32[13]) + (shr(XL32,4) ^ 
p256[20] ^ p256[13]); break; 
        case 14: p256[14] = (    XH32     ^     p256[30]    ^ data32[14]) + (shr(XL32,7) ^ 
p256[21] ^ p256[14]); break; 
        case 15: p256[15] = (    XH32     ^     p256[31]    ^ data32[15]) + (shr(XL32,2) ^ 
p256[22] ^ p256[15]); break; 
    }   
    __syncthreads(); 



























  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004113 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007767 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.042342 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.016823 
    TOTAL TIME: 0.071044 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003870 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007768 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.061432 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.015077 
    TOTAL TIME: 0.088147 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001427 
  --Compute f2: 






























  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004083 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007808 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.041249 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 





    TOTAL TIME: 0.072163 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003826 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007720 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.059499 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.023448 
    TOTAL TIME: 0.094493 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001429 
  --Compute f2: 



























Using  the  shared capable version or not,  the  results  are not good enough  to  switch 
CPU  based  code  into  the  GPU  one.  But,  why  is  this  happening?  There  are  several 
reasons why this hash algorithm is not going to get optimized in a GPU version code: 
• Recursive behaviour: Because  the  iterative conduct added with  the need of 
the  last hash computation creates a big bottleneck avoiding the possibility to 
launch more and more threads in parallel. 
• Few threads quantity:  In this  implementation it can’t be used more than 16 
threads. In concrete, this GPU is capable of executing 512 threads in parallel. If 
threads quantity is increased the occupancy is getting closer to 100% usage. 





• Not  expensive  calculations:  The  CPU  based  hash  algorithm  calculation  is 
cheap  in  computational  cost  terms.  Only  calling  to  the  kernel  in  the  GPU 
overcome  the  microseconds  used  by  the  CPU  to  execute  the  computation. 
Without taking into account the memory transferring. 
• Memory  transferring:  In  the  GPU  before  doing  any  calculation  the  data 
needs to be transferred to the device memory. This adds delay to the final hash 
computation that isn’t made up for parallelized version speed up. 














A  lot  of  cryptographic  algorithms  are  complex  compute‐intensive  problems 
that would benefit the parallel computation of these multi‐core systems. This is 
not  the  case  of  BLUE  MIDNIGHT  WISH  which  is  complex  but  not  compute‐
intensive. 





















Nowadays,  the  GPGPU  technology  is  at  a  very  early  stage  because  none  one 
standard have been adopted and there are a lot of diverged developments over 






because  the  controlling bubble of Cell‐kind processor will not bump  into  the 
GPGPU’s  bubble.  They  are  involved  in  supercomputing world  for  enterprises 
and  not  home  available  computation.  Although  perhaps  after  seeing  the 
comparison between nVidia CUDA capable devices and PS3 they could be hard 
to beat competitors. 
A  lot  of  forums  on  the  net  started  discussions  based  on  the  really  non‐sense 
sentences like “CPU is dead, long life to GPU!”. This is not really true. CPU will 
use the capabilities of GPU to  increase  its performance  in a  lot of aspects but 
will never replace the CPUs at all. 
It’s hard to predict how is going to evolve upcoming technologies of GPGPUs 
but  what  is  clear  is  that  GPGPU  will  be  the  key  point  of  creating  the  best 
partner for the CPU. 
In  our  case,  BMW  is  not  improved  with  CUDA  and  a  specific  device  card.  
Although  the  answer  is negative,  it  still  has  a  significant  scientific  value. The 
point is that my work acknowledges viewpoints and standings of a part of the 
cryptographic  community  that  is  doubtful  that  the  cryptographic  primitives 
will benefit when executed in parallel in many cores in one CPU. 
Indeed, my experiments show that the communication costs between cores in 
CUDA outweigh by big margin  the computational  costs done  inside one core 
(processor)  unit.  Probably  a  proper  way  how  to  use  numerous  cores  in  one 
CUDA  processor  would  be  to  use  specially  designed modes  of  operation  for 
hash function (like tree hashing), but that problem can be left for future work. 
The  GPGPU  computing  is  not  the  panacea  but  maybe  it  will  lead  to  gold 

























































































Second  Cryptographic  Hash  Workshop:  Assess  current  status, 
discuss  hash  function  development  strategy,  and  encourage 
further research. 
4Q 
Draft  the  preliminary  minimum  acceptability  requirements, 




Publish  the  preliminary  minimum  acceptability  requirements, 
submission  requirements,  and  evaluation  criteria  for  public 
comments. 
Present  the  draft  minimum  acceptability  requirements, 

















period  to  allow  sufficient  time  for  the  public  analysis  of  the 
candidate  algorithms,  or  may  include  additional  rounds  of 
analysis in order to successively reduce the number of candidate 
algorithms  for  further  consideration  as  finalist  algorithms.  In 
these  cases,  NIST  may  host  multiple  workshops  to  discuss 
analysis results on candidate algorithms until it is ready to select 
the finalists. 
Note  that  subsequent  dates  in  the  timeline  assume  that  the 










Address  the  public  comments  on  the  submitted  candidates; 
select  the  finalists.  Prepare  a  report  to  explain  the  selection. 
Announce the finalists. Publish the selection report. 
4Q 








of  the  finalist  algorithms  discuss  the  comments  on  their 
submissions. 
2Q 


























































  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004080 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007842 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.042444 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.016691 
    TOTAL TIME: 0.071058 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003846 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007797 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.061484 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.015070 
    TOTAL TIME: 0.088197 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001444 
  --Compute f2: 






  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004154 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007810 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.042450 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.016771 





  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003830 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007786 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.061280 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.015093 
    TOTAL TIME: 0.087989 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001466 
  --Compute f2: 






  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004113 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007767 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.042342 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.016823 
    TOTAL TIME: 0.071044 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003870 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007768 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.061432 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.015077 
    TOTAL TIME: 0.088147 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001427 
  --Compute f2: 










  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004133 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007796 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.043016 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.016717 
    TOTAL TIME: 0.071662 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003897 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007753 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.062323 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.015118 
    TOTAL TIME: 0.089091 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001449 
  --Compute f2: 






  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004187 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007854 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.043089 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.016732 
    TOTAL TIME: 0.071862 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003877 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007749 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 





      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.015061 
    TOTAL TIME: 0.089196 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001443 
  --Compute f2: 






  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004111 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007792 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.042583 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.016741 
    TOTAL TIME: 0.071227 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003848 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007771 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.061858 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.015125 
    TOTAL TIME: 0.088601 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001421 
  --Compute f2: 






  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004077 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007806 





        time: 0.042433 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.016778 
    TOTAL TIME: 0.071094 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003873 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007769 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.061320 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.015021 
    TOTAL TIME: 0.087982 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001433 
  --Compute f2: 






  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004061 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007813 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.042503 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.016655 
    TOTAL TIME: 0.071032 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003804 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007783 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.061448 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.015101 
    TOTAL TIME: 0.088136 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001434 











  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004078 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007802 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.042440 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.016658 
    TOTAL TIME: 0.070977 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003811 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007749 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.061450 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.015081 
    TOTAL TIME: 0.088091 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001437 
  --Compute f2: 






  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004115 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007817 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.042358 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.016720 
    TOTAL TIME: 0.071010 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 





      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007717 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.061282 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.015080 
    TOTAL TIME: 0.087907 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001475 
  --Compute f2: 












  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004146 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007809 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.041207 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.018972 
    TOTAL TIME: 0.072134 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003834 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007762 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.059848 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.023426 
    TOTAL TIME: 0.094870 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001394 
  --Compute f2: 






  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004189 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007822 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.041337 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.019014 
    TOTAL TIME: 0.072363 





      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003873 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007756 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.059801 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.023388 
    TOTAL TIME: 0.094819 
CPU 
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  --Compute f0: 
    TOTAL TIME: 0.001419 
  --Compute f2: 






  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004083 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007808 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.041249 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.019024 
    TOTAL TIME: 0.072163 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003826 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007720 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.059499 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.023448 
    TOTAL TIME: 0.094493 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001429 
  --Compute f2: 










  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004158 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007779 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.041192 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.019050 
    TOTAL TIME: 0.072180 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003853 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007721 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.059527 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.023480 
    TOTAL TIME: 0.094582 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001416 
  --Compute f2: 






  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004161 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007774 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.041171 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.019020 
    TOTAL TIME: 0.072127 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003800 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007724 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.059663 





        p256_dev->p256 (128 bytes) 
        time: 0.023436 
    TOTAL TIME: 0.094623 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001417 
  --Compute f2: 






  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004139 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007806 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.041350 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.019088 
    TOTAL TIME: 0.072383 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003816 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007747 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.059547 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.023443 
    TOTAL TIME: 0.094552 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001434 
  --Compute f2: 






  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004118 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007774 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 





      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.019004 
    TOTAL TIME: 0.072058 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003802 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007743 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.059298 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.023495 
    TOTAL TIME: 0.094336 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001422 
  --Compute f2: 






  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004149 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007759 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.041260 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.018981 
    TOTAL TIME: 0.072149 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003818 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007728 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.059723 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.023441 
    TOTAL TIME: 0.094711 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001427 
  --Compute f2: 










  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004128 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007771 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.041299 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.019006 
    TOTAL TIME: 0.072203 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003828 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007708 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.059858 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.023380 
    TOTAL TIME: 0.094775 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001404 
  --Compute f2: 






  --Compute f0: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.004326 
      cudaMemcpyHostToDevice: 
        p256->p256_dev (128 bytes) 
        time: 0.007905 
      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev): 
        time: 0.042749 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.019343 
    TOTAL TIME: 0.074323 
  --Compute f2: 
      cudaMemcpyHostToDevice: 
        data32->data32_dev (64 bytes) 
        time: 0.003961 





        p256->p256_dev (128 bytes) 
        time: 0.007764 
      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev): 
        time: 0.061921 
      cudaMemcpyDeviceToHost: 
        p256_dev->p256 (128 bytes) 
        time: 0.023565 
    TOTAL TIME: 0.097211 
CPU 
**Compression256() 
  --Compute f0: 
    TOTAL TIME: 0.001419 
  --Compute f2: 

















class Timer { 
private: 
    unsigned int timer; 
public: 
    Timer() { 
        CUT_SAFE_CALL(cutCreateTimer(&timer)); 
    }; 
    void reset(void) { 
        CUT_SAFE_CALL(cutResetTimer(timer)); 
    }; 
    void start(void) { 
        CUT_SAFE_CALL(cutStartTimer(timer)); 
    }; 
    void stop(void) { 
        CUT_SAFE_CALL(cutStopTimer(timer)); 
    }; 
    float gettime(void) { 
        return cutGetTimerValue(timer); 
    }; 
}; 
 
#define BLOCKS 256 
 
class Timing { 
private: 
    Timer timer; 
    float *timing; 
    int   *counter; 
public: 
    Timing(int n) { 
        timing  = new float[n]; 
        counter = new int[n]; 
        for(int i = 0 ; i < n ; i++) { 
            timing[i]  = 0.0; 
            counter[i] = 0; 
        }; 
    }; 
    Timing() { 
        delete [] timing; 
        delete [] counter; 
    }; 
    void DoTiming1(void) { 
    #ifdef _DEBUG 
        timer.reset(); 
        timer.start(); 
    #endif 
    }; 
    void DoTiming2(int i) { 
    #ifdef _DEBUG 
        timing[i] = timing[i] + timer.gettime(); 






    }; 
    float* gettiming(void) { 
        return timing; 
    }; 
    int* getcounter(void) { 
        return counter; 





















#define FILENAME                     "Benchmark" 
#define MAX_FILENAME_SIZE            2048 
 
#define BENCHMARK_CPU                0 
#define BENCHMARK_GPU                1 
 
#define BUFFER_LENGTH                10000 
#define BENCHMARK_STEP               10 
 
char str[MAX_FILENAME_SIZE]; 
unsigned char buffer[BUFFER_LENGTH]; 
 
#ifdef _DEBUG 
extern float *timing_gpu_256; 
extern float *timing_cpu_256; 
extern int *counter_gpu_256; 
extern int *counter_cpu_256; 
//extern float *timing_gpu_512; 




// Fill buffer with random bytes 
// 
unsigned int rand32(void) {    
    static unsigned int r4,r_cnt = -1,w = 521288629,z = 362436069; 
 
    z = 36969 * (z & 65535) + (z >> 16); 
    w = 18000 * (w & 65535) + (w >> 16); 
 
    r_cnt = 0; r4 = (z << 16) + w; return r4; 
} 
 
unsigned char rand8(void) {    
    static unsigned int r4,r_cnt = 4; 
 
    if(r_cnt == 4){ 
        r4 = rand32();  
        r_cnt = 0; 
    } 
 
    return (char)(r4 >> (8 * r_cnt++)); 
} 
 
void BlockRandomFill(void) {    
    unsigned int  i; 








// Get formatted date and time 
// 
char* getDate(void) { 
    struct tm *ptr; 
    time_t tm; 
    char *str; 
 
    str = (char *)malloc(25*sizeof(char)); 
 
    tm = time(NULL); 
    ptr = localtime(&tm); 
    strftime(str,25,"%H.%M.%S-%d%b%Y",ptr); 
         








bool InitCUDA(int argc, char **argv){return true;} 
bool CloseCUDA(int argc, char **argv){return true;} 
 
#else 
bool InitCUDA(int argc, char **argv) 
{ 
    int count = 0; 
    int i = 0; 
 
    cudaGetDeviceCount(&count); 
    if(count == 0) { 
        fprintf(stderr, "There is no device.\n"); 
        return false; 
    } 
 
    for(i = 0; i < count; i++) { 
        cudaDeviceProp prop; 
        if(cudaGetDeviceProperties(&prop, i) == cudaSuccess) { 
            if(prop.major >= 1) { 
                break; 
            } 
        } 
    } 
    if(i == count) { 
        fprintf(stderr, "There is no device supporting CUDA.\n"); 
        return false; 
    } 
    cudaSetDevice(i); 
 
    printf("CUDA initialized.\n"); 
    return true; 
} 
 





// Benchmark and store output in Octave-Matlab compatible format 
// 
void Benchmark(char *date, int cpu_or_gpu) { 






    unsigned int i,j,k,size,hsizes[] = {224,256,384,512}; 
    unsigned char fail=0,hv[BlueMidnightWish512_BLOCK_SIZE]; 
 
    Timer timer; 
 
    for(i=0 ; i<4 ; i++) { 
        sprintf(str,"data/%s_%s_%i_%s.dat\0", FILENAME, (cpu_or_gpu) ? "GPU":"CPU", 
hsizes[i],date); 
        fd = fopen(str,"w"); 
        for(j=1 ; j<BUFFER_LENGTH; j+=BENCHMARK_STEP,fail=0) { 
            timer.reset(); 
            timer.start(); 
            if(cpu_or_gpu == 0) { 
                 if(HashCPU(hsizes[i],buffer,j,hv) != SUCCESS){fail = 1;} 
            } 
            else { 
                 if(HashGPU(hsizes[i],buffer,j,hv) != SUCCESS){fail = 1;} 
            } 
            timer.stop(); 
 
            if(fail) { fprintf(fd,"%10i FAILED\n",j); } 
            else { 
                fprintf(fd,"%10i %2.8f\n",j,timer.gettime()); 
            } 
        } 
        fclose(fd); 
    } 
} 
 
void DoBenchmarking(void) { 
    char *date = getDate(); 
 
    Benchmark(date, BENCHMARK_CPU); 
    Benchmark(date, BENCHMARK_GPU); 
 
#ifdef _DEBUG 
    FILE *fd_timing; 
    sprintf(str,"data/Timing_%s.txt\0",date); 
    fd_timing = fopen(str,"w"); 
 
    float t_gpu_256[8]; 
    float t_cpu_256[2]; 
 
    t_gpu_256[0] = timing_gpu_256[0]/(float)counter_gpu_256[0]; 
    t_gpu_256[1] = timing_gpu_256[1]/(float)counter_gpu_256[1]; 
    t_gpu_256[2] = timing_gpu_256[2]/(float)counter_gpu_256[2]; 
    t_gpu_256[3] = timing_gpu_256[3]/(float)counter_gpu_256[3]; 
    t_gpu_256[4] = timing_gpu_256[4]/(float)counter_gpu_256[4]; 
    t_gpu_256[5] = timing_gpu_256[5]/(float)counter_gpu_256[5]; 
    t_gpu_256[6] = timing_gpu_256[6]/(float)counter_gpu_256[6]; 
    t_gpu_256[7] = timing_gpu_256[7]/(float)counter_gpu_256[7]; 
 
    t_cpu_256[0] = timing_cpu_256[0]/(float)counter_cpu_256[0]; 
    t_cpu_256[1] = timing_cpu_256[1]/(float)counter_cpu_256[1]; 
 
    fprintf(fd_timing, "Timing average calculation by Gorka Lertxundi Osa\n"); 
    fprintf(fd_timing, "-------------------------------------------------\n"); 
    fprintf(fd_timing, "GPU\n"); 
    fprintf(fd_timing, "**Compression256()\n"); 
    fprintf(fd_timing, "  --Compute f0:\n"); 
    fprintf(fd_timing, "      cudaMemcpyHostToDevice:\n"); 
    fprintf(fd_timing, "        data32->data32_dev (%i bytes)\n",16*sizeof(u_int32_t)); 
    fprintf(fd_timing, "        time: %f\n",t_gpu_256[0]); 
    fprintf(fd_timing, "      cudaMemcpyHostToDevice:\n"); 





    fprintf(fd_timing, "        time: %f\n",t_gpu_256[1]); 
    fprintf(fd_timing, "      kernel_256_f0<<<1,16,2048>>>(data32_dev, p256_dev):\n"); 
    fprintf(fd_timing, "        time: %f\n",t_gpu_256[2]); 
    fprintf(fd_timing, "      cudaMemcpyDeviceToHost:\n"); 
    fprintf(fd_timing, "        p256_dev->p256 (%i bytes)\n",32*sizeof(u_int32_t)); 
    fprintf(fd_timing, "        time: %f\n",t_gpu_256[3]); 
    fprintf(fd_timing, "    TOTAL TIME: %f\n", t_gpu_256[0]+ 
                                               t_gpu_256[1]+ 
                                               t_gpu_256[2]+ 
                                               t_gpu_256[3]); 
    fprintf(fd_timing, "  --Compute f2:\n"); 
    fprintf(fd_timing, "      cudaMemcpyHostToDevice:\n"); 
    fprintf(fd_timing, "        data32->data32_dev (%i bytes)\n",16*sizeof(u_int32_t)); 
    fprintf(fd_timing, "        time: %f\n",t_gpu_256[4]); 
    fprintf(fd_timing, "      cudaMemcpyHostToDevice:\n"); 
    fprintf(fd_timing, "        p256->p256_dev (%i bytes)\n",32*sizeof(u_int32_t)); 
    fprintf(fd_timing, "        time: %f\n",t_gpu_256[5]); 
    fprintf(fd_timing, "      kernel_256_f2<<<1,16,2048>>>(XL32, XH32, data32_dev, p256_dev):\n"); 
    fprintf(fd_timing, "        time: %f\n",t_gpu_256[6]); 
    fprintf(fd_timing, "      cudaMemcpyDeviceToHost:\n"); 
    fprintf(fd_timing, "        p256_dev->p256 (%i bytes)\n",32*sizeof(u_int32_t)); 
    fprintf(fd_timing, "        time: %f\n",t_gpu_256[7]); 
    fprintf(fd_timing, "    TOTAL TIME: %f\n", t_gpu_256[4]+ 
                                               t_gpu_256[5]+ 
                                               t_gpu_256[6]+ 
                                               t_gpu_256[7]); 
 
    fprintf(fd_timing, "CPU\n"); 
    fprintf(fd_timing, "**Compression256()\n"); 
    fprintf(fd_timing, "  --Compute f0:\n"); 
    fprintf(fd_timing, "    TOTAL TIME: %f\n",t_cpu_256[0]); 
    fprintf(fd_timing, "  --Compute f2:\n"); 
    fprintf(fd_timing, "    TOTAL TIME: %f\n",t_cpu_256[1]); 
     




int main(int argc, char *argv[]) { 
    if(!InitCUDA(argc, argv)) { 
        return 0; 
    } 
 
    BlockRandomFill(); 
    DoBenchmarking(); 
 
    CloseCUDA(argc, argv); 
 








// We use this type definition to ensure that  
// "unsigned long" on 32-bit and 64-bit little-endian  
// operating systems are 4 bytes long. 
#if defined( _MSC_VER ) 
typedef unsigned long u_int32_t; 





// General SHA-3 definitions 
typedef unsigned char BitSequence; 
typedef u_int64_t DataLength; // a typical 64-bit value 
typedef enum { SUCCESS = 0, FAIL = 1, BAD_HASHLEN = 2, BAD_CONSECUTIVE_CALL_TO_UPDATE = 3 } 
HashReturn; 
// Blue Midnight Wish allows to call Update() function consecutively only if the total length of 
stored  
// unprocessed data and the new supplied data is less than or equal to the BLOCK_SIZE on which the  
// compression functions operates. Otherwise BAD_CONSECUTIVE_CALL_TO_UPDATE is returned. 
 
 
// Specific algorithm definitions 
#define BlueMidnightWish224_DIGEST_SIZE  28 
#define BlueMidnightWish224_BLOCK_SIZE   64 
#define BlueMidnightWish256_DIGEST_SIZE  32 
#define BlueMidnightWish256_BLOCK_SIZE   64 
#define BlueMidnightWish384_DIGEST_SIZE  48 
#define BlueMidnightWish384_BLOCK_SIZE  128 
#define BlueMidnightWish512_DIGEST_SIZE  64 
#define BlueMidnightWish512_BLOCK_SIZE  128 
 
 
// Here we define the default Blue Midnight Wish tunable security parameters. 
// The parameters are named EXPAND_1_ROUNDS and EXPAND_2_ROUNDS. 
// Since Blue Midnight Wish has 16 rounds in its message expansion part, the  
// following relation for these parameters should be satisfied: 
// 
//          EXPAND_1_ROUNDS + EXPAND_2_ROUNDS = 16 
// 
// Blue Midnight Wish in its message expansion part uses 2 different functions:  
// expand_1 and expand_2. 
// 
// expand_1 is the more complex and more time consuming, but offers the fastest 
// diffusion of bit differences and produces variables that have the most complex 
// nonlinear relations with previous 16 variables in the message expansion part. 
// 
// expand_2 is faster than expand_1, and uses faster and simpler functions than  
// expand_1. The produced variables still have complex nonlinear relations with  
// previous 16 variables in the message expansion part. 
// 
#define EXPAND_1_ROUNDS 2 





    u_int32_t DoublePipe[32]; 








    u_int64_t DoublePipe[32]; 
    BitSequence LastPart[BlueMidnightWish512_BLOCK_SIZE * 2]; 
} Data512; 
 
typedef struct { 
    int hashbitlen; 
 
    // + algorithm specific parameters 
    u_int64_t bits_processed; 
    union 
    {  
        Data256  p256[1]; 
        Data512  p512[1]; 
    } pipe[1]; 
    int unprocessed_bits; 
} hashState; 
 
HashReturn InitCPU(hashState *state, int hashbitlen); 
HashReturn UpdateCPU(hashState *state, const BitSequence *data, DataLength databitlen); 
HashReturn FinalCPU(hashState *state, BitSequence *hashval); 
HashReturn HashCPU(int hashbitlen, const BitSequence *data, DataLength databitlen, BitSequence 
*hashval); 
 
HashReturn InitGPU(hashState *state, int hashbitlen); 
HashReturn UpdateGPU(hashState *state, const BitSequence *data, DataLength databitlen); 
HashReturn FinalGPU(hashState *state, BitSequence *hashval); 








See  bibliography  of  “Blue  Midnight  Wish”.  It  is  the  same  as 
















#define rotl32(x,n)   (((x) << n) | ((x) >> (32 - n))) 
#define rotr32(x,n)   (((x) >> n) | ((x) << (32 - n))) 
//#define rotl32 _lrotl 
//#define rotr32 _lrotr 
 
#define rotl64(x,n)   (((x) << n) | ((x) >> (64 - n))) 
#define rotr64(x,n)   (((x) >> n) | ((x) << (64 - n))) 
//#define rotl64 _rotl64 
//#define rotr64 _rotr64 
 
#define shl(x,n)      ((x) << n) 
#define shr(x,n)      ((x) >> n) 
 
/* BlueMidnightWish224 initial double chaining pipe */ 
const u_int32_t i224p2[16] = 
{   0x00010203ul, 0x04050607ul, 0x08090a0bul, 0x0c0d0e0ful, 
    0x10111213ul, 0x14151617ul, 0x18191a1bul, 0x1c1d1e1ful, 
    0x20212223ul, 0x24252627ul, 0x28292a2bul, 0x2c2d2e2ful, 
    0x30313233ul, 0x24353637ul, 0x38393a3bul, 0x3c3d3e3ful, 
}; 
 
/* BlueMidnightWish256 initial double chaining pipe */ 
const u_int32_t i256p2[16] = 
{   0x40414243ul, 0x44454647ul, 0x48494a4bul, 0x4c4d4e4ful, 
    0x50515253ul, 0x54555657ul, 0x58595a5bul, 0x5c5d5e5ful, 
    0x60616263ul, 0x64656667ul, 0x68696a6bul, 0x6c6d6e6ful, 
    0x70717273ul, 0x74757677ul, 0x78797a7bul, 0x7c7d7e7ful, 
}; 
 
/* BlueMidnightWish384 initial double chaining pipe */ 
const u_int64_t i384p2[16] = 
{ 
    0x0001020304050607ull, 0x08090a0b0c0d0e0full, 
    0x1011121314151617ull, 0x18191a1b1c1d1e1full, 
    0x2021222324252627ull, 0x28292a2b2c2d2e2full, 
    0x3031323324353637ull, 0x38393a3b3c3d3e3full, 
    0x4041424344454647ull, 0x48494a4b4c4d4e4full, 
    0x5051525354555657ull, 0x58595a5b5c5d5e5full, 
    0x6061626364656667ull, 0x68696a6b6c6d6e6full, 
    0x7071727374757677ull, 0x78797a7b7c7d7e7full 
}; 
 
/* BlueMidnightWish512 initial double chaining pipe */ 
const u_int64_t i512p2[16] = 
{ 
    0x8081828384858687ull, 0x88898a8b8c8d8e8full, 
    0x9091929394959697ull, 0x98999a9b9c9d9e9full, 
    0xa0a1a2a3a4a5a6a7ull, 0xa8a9aaabacadaeafull, 
    0xb0b1b2b3b4b5b6b7ull, 0xb8b9babbbcbdbebfull, 
    0xc0c1c2c3c4c5c6c7ull, 0xc8c9cacbcccdcecfull, 
    0xd0d1d2d3d4d5d6d7ull, 0xd8d9dadbdcdddedfull, 





    0xf0f1f2f3f4f5f6f7ull, 0xf8f9fafbfcfdfeffull 
}; 
 
#define hashState224(x)  ((x)->pipe->p256) 
#define hashState256(x)  ((x)->pipe->p256) 
#define hashState384(x)  ((x)->pipe->p512) 
#define hashState512(x)  ((x)->pipe->p512) 
 
/* Components used for 224 and 256 bit version */ 
#define s32_0(x)  (shr((x), 1) ^ shl((x), 3) ^ rotl32((x),  4) ^ rotl32((x), 19)) 
#define s32_1(x)  (shr((x), 1) ^ shl((x), 2) ^ rotl32((x),  8) ^ rotl32((x), 23)) 
#define s32_2(x)  (shr((x), 2) ^ shl((x), 1) ^ rotl32((x), 12) ^ rotl32((x), 25)) 
#define s32_3(x)  (shr((x), 2) ^ shl((x), 2) ^ rotl32((x), 15) ^ rotl32((x), 29)) 
#define s32_4(x)  (shr((x), 1) ^ (x)) 
#define s32_5(x)  (shr((x), 2) ^ (x)) 
#define r32_01(x) rotl32((x),  3) 
#define r32_02(x) rotl32((x),  7) 
#define r32_03(x) rotl32((x), 13) 
#define r32_04(x) rotl32((x), 16) 
#define r32_05(x) rotl32((x), 19) 
#define r32_06(x) rotl32((x), 23) 





float  *timing_gpu_256 = t_gpu_256.gettiming(); 









unsigned char __constant__ idx_f0[80]; 
unsigned char __constant__ sign_f0[64]; 
/* 
unsigned char __constant__ idx_f2_sh0[16]; 
unsigned char __constant__ idx_f2_sh0value[16]; 
unsigned char __constant__ idx_f2_sh1value[16]; 
unsigned char __constant__ idx_f2_sh2[16]; 
unsigned char __constant__ idx_f2_sh2value[16]; 
unsigned char __constant__ idx_f2_p256value[16]; 
*/ 
u_int32_t *data32_dev, *p256_dev; 
 
const unsigned char  
idx_f0_host[80] = { 5, 6,10,13,14, 
                    6, 8,11,14,15, 
                    0, 7, 9,12,15, 
                    0, 1, 8,10,13, 
                    1, 2, 9,11,14, 
                    3, 2,10,12,15, 
                    4, 0, 3,11,13, 
                    1, 4, 5,12,14, 
                    2, 5, 6,13,15, 
                    0, 3, 6, 7,14, 
                    8, 1, 4, 7,15, 
                    8, 0, 2, 5, 9, 
                    1, 3, 6, 9,10, 
                    2, 4, 7,10,11, 
                    3, 5, 8,11,12, 






const char  
sign_f0_host[64] = { -1,+1,+1,+1, 
                     -1,+1,+1,-1, 
                     +1,+1,-1,+1, 
                     -1,+1,-1,+1, 
                     +1,+1,-1,-1, 
                     -1,+1,-1,+1, 
                     -1,-1,-1,+1, 
                     -1,-1,-1,-1, 
                     -1,-1,+1,-1, 
                     -1,+1,-1,+1, 
                     -1,-1,-1,+1, 
                     -1,-1,-1,+1, 
                     +1,-1,-1,+1, 
                     +1,+1,+1,+1, 
                     -1,+1,-1,-1, 
                     -1,-1,-1,+1 }; 
/* 
const unsigned char  
idx_f2_sh0_host[16]       = { 0, 1, 1, 1, 
                              1, 0, 1, 1, 
                              1, 1, 1, 1, 
                              1, 1, 1, 1 }; 
const unsigned char  
idx_f2_sh0value_host[16]  = { 5, 7, 5, 1, 
                              3, 6, 4,11, 
                              0, 0, 0, 0, 
                              0, 0, 0, 0 }; 
const unsigned char  
idx_f2_sh1value_host[16]  = { 5, 8, 5, 5, 
                              0, 6, 6, 2, 
                              0, 0, 0, 0, 
                              0, 0, 0, 0 }; 
const unsigned char  
idx_f2_sh2_host[16]       = { 1, 1, 1, 1, 
                              1, 1, 1, 1, 
                              0, 1, 0, 0, 
                              1, 1, 1, 1 }; 
const unsigned char  
idx_f2_sh2value_host[16]  = { 8, 6, 6, 4, 
                              3, 4, 7, 2, 
                              0, 0, 0, 0, 
                              0, 0, 0, 0 }; 
const unsigned char  
idx_f2_p256value_host[16] = {24,25,26,27, 
                             28,29,30,31, 
                             23,16,17,18, 
                             19,20,21,22 }; 
*/ 
 
void AllocCUDA(void) { 
    cudaMalloc((void**)&data32_dev,16*sizeof(u_int32_t)); 
    cudaMalloc((void**)&p256_dev,32*sizeof(u_int32_t)); 
 
    cudaMemcpyToSymbol(idx_f0, idx_f0_host, sizeof(idx_f0)); 
    cudaMemcpyToSymbol(sign_f0, sign_f0_host, sizeof(sign_f0)); 
/* 
    cudaMemcpyToSymbol(idx_f2_sh0, idx_f2_sh0_host, sizeof(idx_f2_sh0)); 
    cudaMemcpyToSymbol(idx_f2_sh0value, idx_f2_sh0value_host, sizeof(idx_f2_sh0value)); 
    cudaMemcpyToSymbol(idx_f2_sh1value, idx_f2_sh1value_host, sizeof(idx_f2_sh1value)); 
    cudaMemcpyToSymbol(idx_f2_sh2, idx_f2_sh2_host, sizeof(idx_f2_sh2)); 
    cudaMemcpyToSymbol(idx_f2_sh2value, idx_f2_sh2value_host, sizeof(idx_f2_sh2value)); 








void FreeCUDA(void) { 
    cudaFree(data32_dev); 
    cudaFree(p256_dev); 
} 
 
__global__ void kernel_f0(u_int32_t *data32, u_int32_t *p256) { 
    u_int32_t thread = threadIdx.x; 
    u_int32_t idx=thread*5,sign=thread*4; 
 
    //extern __shared__ u_int32_t s_data[]; 
    //u_int32_t *data32,*p256; 
 
    //data32 = s_data; 
    //p256   = &data32[16]; 
 
    //data32[thread]   = data32_dev[thread]; 
    //p256[thread]     = p256_dev[thread]; 
    //p256[thread+16]  = p256_dev[thread+16];  
    //__syncthreads(); 
    /*  Mix the message block with the previous double pipe.       */ 
    p256[thread]    ^= data32[thread]; 
    __syncthreads(); 
    p256[16+thread]  =                 p256[idx_f0[idx + 0]] + 
                       sign_f0[sign+0]*p256[idx_f0[idx + 1]] + 
                       sign_f0[sign+1]*p256[idx_f0[idx + 2]] + 
                       sign_f0[sign+2]*p256[idx_f0[idx + 3]] + 
                       sign_f0[sign+3]*p256[idx_f0[idx + 4]]; 
    __syncthreads(); 
    switch(thread % 5)  
    { 
        case 0: p256[thread] = s32_0(p256[16+thread]); break; 
        case 1: p256[thread] = s32_1(p256[16+thread]); break; 
        case 2: p256[thread] = s32_2(p256[16+thread]); break; 
        case 3: p256[thread] = s32_3(p256[16+thread]); break; 
        case 4: p256[thread] = s32_4(p256[16+thread]); break; 
    } 
    //p256_dev[thread]    = p256[thread]; 
    //p256_dev[thread+16] = p256[thread+16]; 
} 
 
__global__ void kernel_f2(u_int32_t XL32_host, u_int32_t XH32_host, u_int32_t *data32, u_int32_t 
*p256) { 
    u_int32_t thread = threadIdx.x; 
    u_int32_t XL32 = XL32_host; 
    u_int32_t XH32 = XH32_host; 
    //u_int32_t XL32_sh[2][16]; 
    //u_int32_t XH32_sh[2][16]; 
 
    //extern __shared__ u_int32_t s_data[]; 
    //u_int32_t *data32,*p256; 
 
    //data32 = s_data; 
    //p256   = &data32[16]; 
 
    //data32[thread]   = data32_dev[thread]; 
    //p256[thread]     = p256_dev[thread]; 
    //p256[thread+16]  = p256_dev[thread+16];   
 
    /* 
    XL32_sh[0][thread] = shl(XL32, thread); 
    XL32_sh[1][thread] = shr(XL32, thread); 
    XH32_sh[0][thread] = shl(XH32, thread); 






    if(idx_f2_sh0[thread]) { 
        p256[thread] = (XH32_sh[idx_f2_sh0[thread]][idx_f2_sh0value[thread]]  ^  
                        shr(p256[thread+16],idx_f2_sh1value[thread])          ^  
                        data32[thread])                                       +  
                       (XL32_sh[idx_f2_sh2[thread]][idx_f2_sh2value[thread]]  ^  
                        p256[idx_f2_p256value[thread]] ^ p256[thread]); 
    }  
    else { 
        p256[thread] = (XH32_sh[idx_f2_sh0[thread]][idx_f2_sh0value[thread]]  ^  
                        shr(p256[thread+16],idx_f2_sh1value[thread])          ^  
                        data32[thread])                                       +  
                       (XL32_sh[idx_f2_sh2[thread]][idx_f2_sh2value[thread]]  ^  
                        p256[idx_f2_p256value[thread]] ^ p256[thread]); 
    } 
    */ 
 
    /*  Compute the double chaining pipe for the next message block. */       
    switch(thread)  
    { 
        case 0:  p256[0] =  (shl(XH32, 5) ^ shr(p256[16],5) ^ data32[ 0]) + (    XL32    ^ 
p256[24] ^ p256[ 0]); break; 
        case 1:  p256[1] =  (shr(XH32, 7) ^ shl(p256[17],8) ^ data32[ 1]) + (    XL32    ^ 
p256[25] ^ p256[ 1]); break; 
        case 2:  p256[2] =  (shr(XH32, 5) ^ shl(p256[18],5) ^ data32[ 2]) + (    XL32    ^ 
p256[26] ^ p256[ 2]); break; 
        case 3:  p256[3] =  (shr(XH32, 1) ^ shl(p256[19],5) ^ data32[ 3]) + (    XL32    ^ 
p256[27] ^ p256[ 3]); break; 
        case 4:  p256[4] =  (shr(XH32, 3) ^     p256[20]    ^ data32[ 4]) + (    XL32    ^ 
p256[28] ^ p256[ 4]); break; 
        case 5:  p256[5] =  (shl(XH32, 6) ^ shr(p256[21],6) ^ data32[ 5]) + (    XL32    ^ 
p256[29] ^ p256[ 5]); break; 
        case 6:  p256[6] =  (shr(XH32, 4) ^ shl(p256[22],6) ^ data32[ 6]) + (    XL32    ^ 
p256[30] ^ p256[ 6]); break; 
        case 7:  p256[7] =  (shr(XH32,11) ^ shl(p256[23],2) ^ data32[ 7]) + (    XL32    ^ 
p256[31] ^ p256[ 7]); break; 
        case 8:  p256[ 8] = (    XH32     ^     p256[24]    ^ data32[ 8]) + (shl(XL32,8) ^ 
p256[23] ^ p256[ 8]); break; 
        case 9:  p256[ 9] = (    XH32     ^     p256[25]    ^ data32[ 9]) + (shr(XL32,6) ^ 
p256[16] ^ p256[ 9]); break; 
        case 10: p256[10] = (    XH32     ^     p256[26]    ^ data32[10]) + (shl(XL32,6) ^ 
p256[17] ^ p256[10]); break; 
        case 11: p256[11] = (    XH32     ^     p256[27]    ^ data32[11]) + (shl(XL32,4) ^ 
p256[18] ^ p256[11]); break; 
        case 12: p256[12] = (    XH32     ^     p256[28]    ^ data32[12]) + (shr(XL32,3) ^ 
p256[19] ^ p256[12]); break; 
        case 13: p256[13] = (    XH32     ^     p256[29]    ^ data32[13]) + (shr(XL32,4) ^ 
p256[20] ^ p256[13]); break; 
        case 14: p256[14] = (    XH32     ^     p256[30]    ^ data32[14]) + (shr(XL32,7) ^ 
p256[21] ^ p256[14]); break; 
        case 15: p256[15] = (    XH32     ^     p256[31]    ^ data32[15]) + (shr(XL32,2) ^ 
p256[22] ^ p256[15]); break; 
    }   
    __syncthreads(); 
    if(thread < 8) p256[thread+8] += rotl32(p256[(thread+4)%8],thread+9); 
     
    //p256_dev[thread]    = p256[thread]; 





    t_gpu_256.DoTiming1();\ 
    cudaMemcpy(data32_dev, data32, 16*sizeof(u_int32_t), cudaMemcpyHostToDevice);\ 





    t_gpu_256.DoTiming1();\ 
    cudaMemcpy(p256_dev, p256, 16*sizeof(u_int32_t), cudaMemcpyHostToDevice);\ 
    t_gpu_256.DoTiming2(1);\ 
    t_gpu_256.DoTiming1();\ 
    kernel_f0<<<1,16>>>(data32_dev, p256_dev);\ 
    t_gpu_256.DoTiming2(2);\ 
    t_gpu_256.DoTiming1();\ 
    cudaMemcpy(p256, p256_dev, 32*sizeof(u_int32_t), cudaMemcpyDeviceToHost);\ 
    t_gpu_256.DoTiming2(3);\ 
\ 
    /* This is the Message expansion. */\ 
    /* It has 16 rounds.              */\ 
    p256[16] = s32_1(p256[ 0])    + s32_2(p256[ 1]) + s32_3(p256[ 2]) + s32_0(p256[ 3])\ 
             + s32_1(p256[ 4])    + s32_2(p256[ 5]) + s32_3(p256[ 6]) + s32_0(p256[ 7])\ 
             + s32_1(p256[ 8])    + s32_2(p256[ 9]) + s32_3(p256[10]) + s32_0(p256[11])\ 
             + s32_1(p256[12])    + s32_2(p256[13]) + s32_3(p256[14]) + s32_0(p256[15])\ 
             + 0x55555550ul + data32[0]      + data32[3]      - data32[10];\ 
    XL32 =  p256[16];\ 
    p256[17] = s32_1(p256[ 1])    + s32_2(p256[ 2]) + s32_3(p256[ 3]) + s32_0(p256[ 4])\ 
             + s32_1(p256[ 5])    + s32_2(p256[ 6]) + s32_3(p256[ 7]) + s32_0(p256[ 8])\ 
             + s32_1(p256[ 9])    + s32_2(p256[10]) + s32_3(p256[11]) + s32_0(p256[12])\ 
             + s32_1(p256[13])    + s32_2(p256[14]) + s32_3(p256[15]) + s32_0(p256[16])\ 
             + 0x5aaaaaa5ul + data32[1]      + data32[4]      - data32[11];\ 
    XL32 ^= p256[17];\ 
    TempEven32 = p256[14]  + p256[12]  + p256[10]  + p256[ 8]  + p256[ 6]  + p256[ 4]  + p256[ 
2];\ 
    TempOdd32  = p256[15]  + p256[13]  + p256[11]  + p256[ 9]  + p256[ 7]  + p256[ 5]  + p256[ 
3];\ 
\ 
    /* expand32_22(18); */\ 
    p256[18] = TempEven32 + r32_01(p256[ 3])  + r32_02(p256[ 5])\ 
                          + r32_03(p256[ 7])  + r32_04(p256[ 9])\ 
                          + r32_05(p256[11])  + r32_06(p256[13])\ 
                          + r32_07(p256[15])  + s32_5( p256[16] ) + s32_4( p256[17])\ 
                          + 0x5ffffffaul + data32[2] + data32[5] - data32[12];\ 
    XL32 ^= p256[18];\ 
    /* expand32_21(19); */\ 
    p256[19] = TempOdd32  + r32_01(p256[ 4])  + r32_02(p256[ 6])\ 
                          + r32_03(p256[ 8])  + r32_04(p256[10])\ 
                          + r32_05(p256[12])  + r32_06(p256[14])\ 
                          + r32_07(p256[16])  + s32_5( p256[17] ) + s32_4( p256[18])\ 
                          + 0x6555554ful + data32[3] + data32[6] - data32[13];\ 
    XL32 ^= p256[19];\ 
    TempEven32+=p256[16]; TempEven32-=p256[ 2];\ 
    /* expand32_22(20); */\ 
    p256[20] = TempEven32 + r32_01(p256[ 5])  + r32_02(p256[ 7])\ 
                          + r32_03(p256[ 9])  + r32_04(p256[11])\ 
                          + r32_05(p256[13])  + r32_06(p256[15])\ 
                          + r32_07(p256[17])  + s32_5( p256[18] ) + s32_4( p256[19])\ 
                          + 0x6aaaaaa4ul + data32[4] + data32[7] - data32[14];\ 
    XL32 ^= p256[20];\ 
    TempOdd32 +=p256[17]; TempOdd32 -=p256[ 3];\ 
    /* expand32_21(21); */\ 
    p256[21] = TempOdd32  + r32_01(p256[ 6])  + r32_02(p256[ 8])\ 
                          + r32_03(p256[10])  + r32_04(p256[12])\ 
                          + r32_05(p256[14])  + r32_06(p256[16])\ 
                          + r32_07(p256[18])  + s32_5( p256[19] ) + s32_4( p256[20])\ 
                          + 0x6ffffff9ul + data32[5] + data32[8] - data32[15];\ 
    XL32 ^= p256[21];\ 
    TempEven32+=p256[18]; TempEven32-=p256[ 4];\ 
    /* expand32_22(22); */\ 
    p256[22] = TempEven32 + r32_01(p256[ 7])  + r32_02(p256[ 9])\ 
                          + r32_03(p256[11])  + r32_04(p256[13])\ 
                          + r32_05(p256[15])  + r32_06(p256[17])\ 





                          + 0x7555554eul + data32[6] + data32[9] - data32[ 0];\ 
    XL32 ^= p256[22];\ 
    TempOdd32 +=p256[19]; TempOdd32 -=p256[ 5];\ 
    /* expand32_21(23); */\ 
    p256[23] = TempOdd32  + r32_01(p256[ 8])  + r32_02(p256[10])\ 
                          + r32_03(p256[12])  + r32_04(p256[14])\ 
                          + r32_05(p256[16])  + r32_06(p256[18])\ 
                          + r32_07(p256[20])  + s32_5( p256[21] ) + s32_4( p256[22])\ 
                          + 0x7aaaaaa3ul + data32[7] + data32[10] - data32[ 1];\ 
    XL32 ^= p256[23];\ 
    TempEven32+=p256[20]; TempEven32-=p256[ 6];\ 
    /* expand32_22(24); */\ 
    p256[24] = TempEven32 + r32_01(p256[ 9])  + r32_02(p256[11])\ 
                          + r32_03(p256[13])  + r32_04(p256[15])\ 
                          + r32_05(p256[17])  + r32_06(p256[19])\ 
                          + r32_07(p256[21])  + s32_5( p256[22] ) + s32_4( p256[23])\ 
                          + 0x7ffffff8ul + data32[8] + data32[11] - data32[ 2];\ 
    XH32 =  XL32^p256[24];\ 
    TempOdd32 +=p256[21]; TempOdd32 -=p256[ 7];\ 
    /* expand32_21(25); */\ 
    p256[25] = TempOdd32   + r32_01(p256[10])  + r32_02(p256[12])\ 
                          + r32_03(p256[14])  + r32_04(p256[16])\ 
                          + r32_05(p256[18])  + r32_06(p256[20])\ 
                          + r32_07(p256[22])  + s32_5( p256[23] ) + s32_4( p256[24])\ 
                          + 0x8555554dul + data32[9] + data32[12] - data32[ 3];\ 
    XH32 ^= p256[25];\ 
    TempEven32+=p256[22]; TempEven32-=p256[ 8];\ 
    /* expand32_22(26); */\ 
    p256[26] = TempEven32 + r32_01(p256[11])  + r32_02(p256[13])\ 
                          + r32_03(p256[15])  + r32_04(p256[17])\ 
                          + r32_05(p256[19])  + r32_06(p256[21])\ 
                          + r32_07(p256[23])  + s32_5( p256[24] ) + s32_4( p256[25])\ 
                          + 0x8aaaaaa2ul + data32[10] + data32[13] - data32[ 4];\ 
    XH32 ^= p256[26];\ 
    TempOdd32 +=p256[23]; TempOdd32 -=p256[ 9];\ 
    /* expand32_21(27); */\ 
    p256[27] = TempOdd32  + r32_01(p256[12])  + r32_02(p256[14])\ 
                          + r32_03(p256[16])  + r32_04(p256[18])\ 
                          + r32_05(p256[20])  + r32_06(p256[22])\ 
                          + r32_07(p256[24])  + s32_5( p256[25] ) + s32_4( p256[26])\ 
                          + 0x8ffffff7ul + data32[11] + data32[14] - data32[ 5];\ 
    XH32 ^= p256[27];\ 
    TempEven32+=p256[24]; TempEven32-=p256[10];\ 
    /* expand32_22(28); */\ 
    p256[28] = TempEven32 + r32_01(p256[13])  + r32_02(p256[15])\ 
                          + r32_03(p256[17])  + r32_04(p256[19])\ 
                          + r32_05(p256[21])  + r32_06(p256[23])\ 
                          + r32_07(p256[25])  + s32_5( p256[26] ) + s32_4( p256[27])\ 
                          + 0x9555554cul + data32[12] + data32[15] - data32[ 6];\ 
    XH32 ^= p256[28];\ 
    TempOdd32 +=p256[25]; TempOdd32 -=p256[11];\ 
    /* expand32_21(29); */\ 
    p256[29] = TempOdd32  + r32_01(p256[14])  + r32_02(p256[16])\ 
                          + r32_03(p256[18])  + r32_04(p256[20])\ 
                          + r32_05(p256[22])  + r32_06(p256[24])\ 
                          + r32_07(p256[26])  + s32_5( p256[27] ) + s32_4( p256[28])\ 
                          + 0x9aaaaaa1ul + data32[13] + data32[ 0] - data32[ 7];\ 
    XH32 ^= p256[29];\ 
    TempEven32+=p256[26]; TempEven32-=p256[12];\ 
    /* expand32_22(30); */\ 
    p256[30] = TempEven32 + r32_01(p256[15])  + r32_02(p256[17])\ 
                          + r32_03(p256[19])  + r32_04(p256[21])\ 
                          + r32_05(p256[23])  + r32_06(p256[25])\ 
                          + r32_07(p256[27])  + s32_5( p256[28] ) + s32_4( p256[29])\ 





    XH32 ^= p256[30];\ 
    TempOdd32 +=p256[27]; TempOdd32 -=p256[13];\ 
    /* expand32_21(31); */\ 
    p256[31] = TempOdd32  + r32_01(p256[16])  + r32_02(p256[18])\ 
                          + r32_03(p256[20])  + r32_04(p256[22])\ 
                          + r32_05(p256[24])  + r32_06(p256[26])\ 
                          + r32_07(p256[28])  + s32_5( p256[29] ) + s32_4( p256[30])\ 
                          + 0xa555554bul + data32[15] + data32[ 2] - data32[ 9];\ 
    XH32 ^= p256[31];\ 
\ 
    t_gpu_256.DoTiming1();\ 
    cudaMemcpy(data32_dev, data32, 16*sizeof(u_int32_t), cudaMemcpyHostToDevice);\ 
    t_gpu_256.DoTiming2(4);\ 
    t_gpu_256.DoTiming1();\ 
    cudaMemcpy(p256_dev, p256, 16*sizeof(u_int32_t), cudaMemcpyHostToDevice);\ 
    t_gpu_256.DoTiming2(5);\ 
    t_gpu_256.DoTiming1();\ 
    kernel_f2<<<1,16>>>(XL32, XH32, data32_dev, p256_dev);\ 
    t_gpu_256.DoTiming2(6);\ 
    t_gpu_256.DoTiming1();\ 
    cudaMemcpy(p256, p256_dev, 32*sizeof(u_int32_t), cudaMemcpyDeviceToHost);\ 
    t_gpu_256.DoTiming2(7);\ 
} 
 
#define s64_0(x)  (shr((x), 1) ^ shl((x), 3) ^ rotl64((x),  4) ^ rotl64((x), 37)) 
#define s64_1(x)  (shr((x), 1) ^ shl((x), 2) ^ rotl64((x), 13) ^ rotl64((x), 43)) 
#define s64_2(x)  (shr((x), 2) ^ shl((x), 1) ^ rotl64((x), 19) ^ rotl64((x), 53)) 
#define s64_3(x)  (shr((x), 2) ^ shl((x), 2) ^ rotl64((x), 28) ^ rotl64((x), 59)) 
#define s64_4(x)  (shr((x), 1) ^ (x)) 
#define s64_5(x)  (shr((x), 2) ^ (x)) 
#define r64_01(x) rotl64((x),  5) 
#define r64_02(x) rotl64((x), 11) 
#define r64_03(x) rotl64((x), 27) 
#define r64_04(x) rotl64((x), 32) 
#define r64_05(x) rotl64((x), 37) 
#define r64_06(x) rotl64((x), 43) 




    p512_00=p512[ 0]^data64[ 0]; p512_01=p512[ 1]^data64[ 1]; p512_02=p512[ 2]^data64[ 2]; 
p512_03=p512[ 3]^data64[ 3];\ 
    p512_04=p512[ 4]^data64[ 4]; p512_05=p512[ 5]^data64[ 5]; p512_06=p512[ 6]^data64[ 6]; 
p512_07=p512[ 7]^data64[ 7];\ 
    p512_08=p512[ 8]^data64[ 8]; p512_09=p512[ 9]^data64[ 9]; p512_10=p512[10]^data64[10]; 
p512_11=p512[11]^data64[11];\ 
    p512_12=p512[12]^data64[12]; p512_13=p512[13]^data64[13]; p512_14=p512[14]^data64[14]; 
p512_15=p512[15]^data64[15];\ 
\ 
    p512_16 = ( p512_05-p512_07+p512_10+p512_13+p512_14);\ 
    p512_17 = ( p512_06-p512_08+p512_11+p512_14-p512_15);\ 
    p512_18 = ( p512_00+p512_07+p512_09-p512_12+p512_15);\ 
    p512_19 = ( p512_00-p512_01+p512_08-p512_10+p512_13);\ 
    p512_20 = ( p512_01+p512_02+p512_09-p512_11-p512_14);\ 
    p512_21 = ( p512_03-p512_02+p512_10-p512_12+p512_15);\ 
    p512_22 = ( p512_04-p512_00-p512_03-p512_11+p512_13);\ 
    p512_23 = ( p512_01-p512_04-p512_05-p512_12-p512_14);\ 
    p512_24 = ( p512_02-p512_05-p512_06+p512_13-p512_15);\ 
    p512_25 = ( p512_00-p512_03+p512_06-p512_07+p512_14);\ 
    p512_26 = ( p512_08-p512_01-p512_04-p512_07+p512_15);\ 
    p512_27 = ( p512_08-p512_00-p512_02-p512_05+p512_09);\ 
    p512_28 = ( p512_01+p512_03-p512_06-p512_09+p512_10);\ 
    p512_29 = ( p512_02+p512_04+p512_07+p512_10+p512_11);\ 
    p512_30 = ( p512_03-p512_05+p512_08-p512_11-p512_12);\ 






    p512_00  = s64_0(p512_16);\ 
    p512_01  = s64_1(p512_17);\ 
    p512_02  = s64_2(p512_18);\ 
    p512_03  = s64_3(p512_19);\ 
    p512_04  = s64_4(p512_20);\ 
    p512_05  = s64_0(p512_21);\ 
    p512_06  = s64_1(p512_22);\ 
    p512_07  = s64_2(p512_23);\ 
    p512_08  = s64_3(p512_24);\ 
    p512_09  = s64_4(p512_25);\ 
    p512_10  = s64_0(p512_26);\ 
    p512_11  = s64_1(p512_27);\ 
    p512_12  = s64_2(p512_28);\ 
    p512_13  = s64_3(p512_29);\ 
    p512_14  = s64_4(p512_30);\ 
    p512_15  = s64_0(p512_31);\ 
\ 
    /* This is the Message expansion. */\ 
    /* It has 16 rounds.              */\ 
    p512_16  = s64_1(p512_00)    + s64_2(p512_01) + s64_3(p512_02) + s64_0(p512_03)\ 
             + s64_1(p512_04)    + s64_2(p512_05) + s64_3(p512_06) + s64_0(p512_07)\ 
             + s64_1(p512_08)    + s64_2(p512_09) + s64_3(p512_10) + s64_0(p512_11)\ 
             + s64_1(p512_12)    + s64_2(p512_13) + s64_3(p512_14) + s64_0(p512_15)\ 
             + 0x5555555555555550ull + data64[0]      + data64[3]      - data64[10];\ 
    XL64 =  p512_16;\ 
    p512_17  = s64_1(p512_01)    + s64_2(p512_02) + s64_3(p512_03) + s64_0(p512_04)\ 
             + s64_1(p512_05)    + s64_2(p512_06) + s64_3(p512_07) + s64_0(p512_08)\ 
             + s64_1(p512_09)    + s64_2(p512_10) + s64_3(p512_11) + s64_0(p512_12)\ 
             + s64_1(p512_13)    + s64_2(p512_14) + s64_3(p512_15) + s64_0(p512_16)\ 
             + 0x5aaaaaaaaaaaaaa5ull + data64[1]      + data64[4]      - data64[11];\ 
    XL64 ^= p512_17;\ 
    TempEven64 = p512_14  + p512_12  + p512_10  + p512_08  + p512_06  + p512_04  + p512_02;\ 
    TempOdd64  = p512_15  + p512_13  + p512_11  + p512_09  + p512_07  + p512_05  + p512_03;\ 
\ 
    /* expand64_22(18); */\ 
    p512_18  = TempEven64 + r64_01(p512_03)  + r64_02(p512_05)\ 
                          + r64_03(p512_07)  + r64_04(p512_09)\ 
                          + r64_05(p512_11)  + r64_06(p512_13)\ 
                          + r64_07(p512_15)  + s64_5( p512_16 ) + s64_4( p512_17)\ 
                          + 0x5ffffffffffffffaull + data64[2] + data64[5] - data64[12];\ 
    XL64 ^= p512_18;\ 
    /* expand64_21(19); */\ 
    p512_19 = TempOdd64   + r64_01(p512_04)  + r64_02(p512_06)\ 
                          + r64_03(p512_08)  + r64_04(p512_10)\ 
                          + r64_05(p512_12)  + r64_06(p512_14)\ 
                          + r64_07(p512_16)  + s64_5( p512_17 ) + s64_4( p512_18)\ 
                          + 0x655555555555554full + data64[3] + data64[6] - data64[13];\ 
    XL64 ^= p512_19;\ 
    TempEven64+=p512_16; TempEven64-=p512_02;\ 
    /* expand64_22(20); */\ 
    p512_20  = TempEven64 + r64_01(p512_05)  + r64_02(p512_07)\ 
                          + r64_03(p512_09)  + r64_04(p512_11)\ 
                          + r64_05(p512_13)  + r64_06(p512_15)\ 
                          + r64_07(p512_17)  + s64_5( p512_18 ) + s64_4( p512_19)\ 
                          + 0x6aaaaaaaaaaaaaa4ull + data64[4] + data64[7] - data64[14];\ 
    XL64 ^= p512_20;\ 
    TempOdd64 +=p512_17; TempOdd64 -=p512_03;\ 
    /* expand64_21(21); */\ 
    p512_21 = TempOdd64   + r64_01(p512_06)  + r64_02(p512_08)\ 
                          + r64_03(p512_10)  + r64_04(p512_12)\ 
                          + r64_05(p512_14)  + r64_06(p512_16)\ 
                          + r64_07(p512_18)  + s64_5( p512_19 ) + s64_4( p512_20)\ 
                          + 0x6ffffffffffffff9ull + data64[5] + data64[8] - data64[15];\ 





    TempEven64+=p512_18; TempEven64-=p512_04;\ 
    /* expand64_22(22); */\ 
    p512_22  = TempEven64 + r64_01(p512_07)  + r64_02(p512_09)\ 
                          + r64_03(p512_11)  + r64_04(p512_13)\ 
                          + r64_05(p512_15)  + r64_06(p512_17)\ 
                          + r64_07(p512_19)  + s64_5( p512_20 ) + s64_4( p512_21)\ 
                          + 0x755555555555554eull + data64[6] + data64[9] - data64[ 0];\ 
    XL64 ^= p512_22;\ 
    TempOdd64 +=p512_19; TempOdd64 -=p512_05;\ 
    /* expand64_21(23); */\ 
    p512_23 = TempOdd64   + r64_01(p512_08)  + r64_02(p512_10)\ 
                          + r64_03(p512_12)  + r64_04(p512_14)\ 
                          + r64_05(p512_16)  + r64_06(p512_18)\ 
                          + r64_07(p512_20)  + s64_5( p512_21 ) + s64_4( p512_22)\ 
                          + 0x7aaaaaaaaaaaaaa3ull + data64[7] + data64[10] - data64[ 1];\ 
    XL64 ^= p512_23;\ 
    TempEven64+=p512_20; TempEven64-=p512_06;\ 
    /* expand64_22(24); */\ 
    p512_24  = TempEven64 + r64_01(p512_09)  + r64_02(p512_11)\ 
                          + r64_03(p512_13)  + r64_04(p512_15)\ 
                          + r64_05(p512_17)  + r64_06(p512_19)\ 
                          + r64_07(p512_21)  + s64_5( p512_22 ) + s64_4( p512_23)\ 
                          + 0x7ffffffffffffff8ull + data64[8] + data64[11] - data64[ 2];\ 
    XH64 =  XL64^p512_24;\ 
    TempOdd64 +=p512_21; TempOdd64 -=p512_07;\ 
    /* expand64_21(25); */\ 
    p512_25 = TempOdd64   + r64_01(p512_10)  + r64_02(p512_12)\ 
                          + r64_03(p512_14)  + r64_04(p512_16)\ 
                          + r64_05(p512_18)  + r64_06(p512_20)\ 
                          + r64_07(p512_22)  + s64_5( p512_23 ) + s64_4( p512_24)\ 
                          + 0x855555555555554dull + data64[9] + data64[12] - data64[ 3];\ 
    XH64 ^= p512_25;\ 
    TempEven64+=p512_22; TempEven64-=p512_08;\ 
    /* expand64_22(26); */\ 
    p512_26  = TempEven64 + r64_01(p512_11)  + r64_02(p512_13)\ 
                          + r64_03(p512_15)  + r64_04(p512_17)\ 
                          + r64_05(p512_19)  + r64_06(p512_21)\ 
                          + r64_07(p512_23)  + s64_5( p512_24 ) + s64_4( p512_25)\ 
                          + 0x8aaaaaaaaaaaaaa2ull + data64[10] + data64[13] - data64[ 4];\ 
    XH64 ^= p512_26;\ 
    TempOdd64 +=p512_23; TempOdd64 -=p512_09;\ 
    /* expand64_21(27); */\ 
    p512_27 = TempOdd64   + r64_01(p512_12)  + r64_02(p512_14)\ 
                          + r64_03(p512_16)  + r64_04(p512_18)\ 
                          + r64_05(p512_20)  + r64_06(p512_22)\ 
                          + r64_07(p512_24)  + s64_5( p512_25 ) + s64_4( p512_26)\ 
                          + 0x8ffffffffffffff7ull + data64[11] + data64[14] - data64[ 5];\ 
    XH64 ^= p512_27;\ 
    TempEven64+=p512_24; TempEven64-=p512_10;\ 
    /* expand64_22(28); */\ 
    p512_28  = TempEven64 + r64_01(p512_13)  + r64_02(p512_15)\ 
                          + r64_03(p512_17)  + r64_04(p512_19)\ 
                          + r64_05(p512_21)  + r64_06(p512_23)\ 
                          + r64_07(p512_25)  + s64_5( p512_26 ) + s64_4( p512_27)\ 
                          + 0x955555555555554cull + data64[12] + data64[15] - data64[ 6];\ 
    XH64 ^= p512_28;\ 
    TempOdd64 +=p512_25; TempOdd64 -=p512_11;\ 
    /* expand64_21(29); */\ 
    p512_29 = TempOdd64   + r64_01(p512_14)  + r64_02(p512_16)\ 
                          + r64_03(p512_18)  + r64_04(p512_20)\ 
                          + r64_05(p512_22)  + r64_06(p512_24)\ 
                          + r64_07(p512_26)  + s64_5( p512_27 ) + s64_4( p512_28)\ 
                          + 0x9aaaaaaaaaaaaaa1ull + data64[13] + data64[ 0] - data64[ 7];\ 
    XH64 ^= p512_29;\ 





    /* expand64_22(30); */\ 
    p512_30  = TempEven64 + r64_01(p512_15)  + r64_02(p512_17)\ 
              + r64_03(p512_19)  + r64_04(p512_21)\ 
                          + r64_05(p512_23)  + r64_06(p512_25)\ 
                          + r64_07(p512_27)  + s64_5( p512_28 ) + s64_4( p512_29)\ 
                          + 0x9ffffffffffffff6ull + data64[14] + data64[ 1] - data64[ 8];\ 
    XH64 ^= p512_30;\ 
    TempOdd64 +=p512_27; TempOdd64 -=p512_13;\ 
    /* expand64_21(31); */\ 
    p512_31 = TempOdd64   + r64_01(p512_16)  + r64_02(p512_18)\ 
                          + r64_03(p512_20)  + r64_04(p512_22)\ 
                          + r64_05(p512_24)  + r64_06(p512_26)\ 
                          + r64_07(p512_28)  + s64_5( p512_29 ) + s64_4( p512_30)\ 
                          + 0xa55555555555554bull + data64[15] + data64[ 2] - data64[ 9];\ 
    XH64 ^= p512_31;\ 
\ 
    /*  Compute the double chaining pipe for the next message block. */\ 
    p512[0] =                       (shl(XH64, 5) ^ shr(p512_16,5) ^ data64[ 0]) + (    XL64    ^ 
p512_24 ^ p512_00);\ 
    p512[1] =                       (shr(XH64, 7) ^ shl(p512_17,8) ^ data64[ 1]) + (    XL64    ^ 
p512_25 ^ p512_01);\ 
    p512[2] =                       (shr(XH64, 5) ^ shl(p512_18,5) ^ data64[ 2]) + (    XL64    ^ 
p512_26 ^ p512_02);\ 
    p512[3] =                       (shr(XH64, 1) ^ shl(p512_19,5) ^ data64[ 3]) + (    XL64    ^ 
p512_27 ^ p512_03);\ 
    p512[4] =                       (shr(XH64, 3) ^     p512_20    ^ data64[ 4]) + (    XL64    ^ 
p512_28 ^ p512_04);\ 
    p512[5] =                       (shl(XH64, 6) ^ shr(p512_21,6) ^ data64[ 5]) + (    XL64    ^ 
p512_29 ^ p512_05);\ 
    p512[6] =                       (shr(XH64, 4) ^ shl(p512_22,6) ^ data64[ 6]) + (    XL64    ^ 
p512_30 ^ p512_06);\ 
    p512[7] =                       (shr(XH64,11) ^ shl(p512_23,2) ^ data64[ 7]) + (    XL64    ^ 
p512_31 ^ p512_07);\ 
\ 
    p512[ 8] = rotl64(p512[4], 9) + (    XH64     ^     p512_24    ^ data64[ 8]) + (shl(XL64,8) ^ 
p512_23 ^ p512_08);\ 
                p512[ 9] = rotl64(p512[5],10) + (    XH64     ^     p512_25    ^ data64[ 9]) + 
(shr(XL64,6) ^ p512_16 ^ p512_09);\ 
    p512[10] = rotl64(p512[6],11) + (    XH64     ^     p512_26    ^ data64[10]) + (shl(XL64,6) ^ 
p512_17 ^ p512_10);\ 
    p512[11] = rotl64(p512[7],12) + (    XH64     ^     p512_27    ^ data64[11]) + (shl(XL64,4) ^ 
p512_18 ^ p512_11);\ 
    p512[12] = rotl64(p512[0],13) + (    XH64     ^     p512_28    ^ data64[12]) + (shr(XL64,3) ^ 
p512_19 ^ p512_12);\ 
    p512[13] = rotl64(p512[1],14) + (    XH64     ^     p512_29    ^ data64[13]) + (shr(XL64,4) ^ 
p512_20 ^ p512_13);\ 
    p512[14] = rotl64(p512[2],15) + (    XH64     ^     p512_30    ^ data64[14]) + (shr(XL64,7) ^ 
p512_21 ^ p512_14);\ 
    p512[15] = rotl64(p512[3],16) + (    XH64     ^     p512_31    ^ data64[15]) + (shr(XL64,2) ^ 




HashReturn InitGPU(hashState *state, int hashbitlen) 
{ 
    switch(hashbitlen) 
    { 
        case 224: 
        state->hashbitlen = 224; 
        // #1 Between comments #1 and #2 add algorithm specific initialization 
        state->bits_processed = 0; 
        state->unprocessed_bits = 0; 
        memcpy(hashState224(state)->DoublePipe, i224p2,  16 * sizeof(u_int32_t)); 





        return(SUCCESS); 
 
        case 256: 
        state->hashbitlen = 256; 
        // #1 Between comments #1 and #2 add algorithm specific initialization 
        state->bits_processed = 0; 
        state->unprocessed_bits = 0; 
        memcpy(hashState256(state)->DoublePipe, i256p2,  16 * sizeof(u_int32_t)); 
        // #2 Between comments #1 and #2 add algorithm specific initialization 
        return(SUCCESS); 
 
        case 384:         
        state->hashbitlen = 384; 
        // #1 Between comments #1 and #2 add algorithm specific initialization 
        state->bits_processed = 0; 
        state->unprocessed_bits = 0; 
        memcpy(hashState384(state)->DoublePipe, i384p2,  16 * sizeof(u_int64_t)); 
        // #2 Between comments #1 and #2 add algorithm specific initialization 
        return(SUCCESS); 
 
        case 512: 
        state->hashbitlen = 512; 
        // #1 Between comments #1 and #2 add algorithm specific initialization 
        state->bits_processed = 0; 
        state->unprocessed_bits = 0; 
        memcpy(hashState224(state)->DoublePipe, i512p2,  16 * sizeof(u_int64_t)); 
        // #2 Between comments #1 and #2 add algorithm specific initialization 
        return(SUCCESS); 
 
        default:    return(BAD_HASHLEN); 




HashReturn UpdateGPU(hashState *state, const BitSequence *data, DataLength databitlen) 
{ 
    u_int32_t *data32, *p256; 
    u_int32_t XL32, XH32, TempEven32, TempOdd32; 
 
    u_int64_t *data64, *p512; 
    u_int64_t XL64, XH64, TempEven64, TempOdd64; 
    u_int64_t p512_00, p512_01, p512_02, p512_03, p512_04, p512_05, p512_06, p512_07; 
    u_int64_t p512_08, p512_09, p512_10, p512_11, p512_12, p512_13, p512_14, p512_15; 
    u_int64_t p512_16, p512_17, p512_18, p512_19, p512_20, p512_21, p512_22, p512_23; 
    u_int64_t p512_24, p512_25, p512_26, p512_27, p512_28, p512_29, p512_30, p512_31; 
 
    int LastBytes; 
 
    switch(state->hashbitlen) 
    { 
        case 224: 
        case 256: 
            if (state->unprocessed_bits > 0) 
            { 
                if ( state->unprocessed_bits + databitlen > BlueMidnightWish256_BLOCK_SIZE * 8) 
                { 
                    return BAD_CONSECUTIVE_CALL_TO_UPDATE; 
                } 
                else 
                { 
                    LastBytes = (int)databitlen >> 3; // LastBytes = databitlen / 8 
                    memcpy(hashState256(state)->LastPart + (state->unprocessed_bits >> 3), data, 
LastBytes ); 
                    state->unprocessed_bits += (int)databitlen; 





                    data32 = (u_int32_t *)hashState256(state)->LastPart; 
                } 
            } 
            else  
                data32 = (u_int32_t *)data; 
 
            p256   = hashState256(state)->DoublePipe; 
            while (databitlen >= BlueMidnightWish256_BLOCK_SIZE * 8) 
            { 
                databitlen -= BlueMidnightWish256_BLOCK_SIZE * 8; 
                // #1 Between comments #1 and #2 add algorithm specifics 
 
                state->bits_processed += BlueMidnightWish256_BLOCK_SIZE * 8; 
                Compression256(); 
                data32 += 16; 
            } 
            state->unprocessed_bits = (int)databitlen; 
            if (databitlen > 0) 
            { 
                LastBytes = ((~(((- (int)databitlen)>>3) & 0x01ff)) + 1) & 0x01ff;  // LastBytes = 
Ceil(databitlen / 8) 
                memcpy(hashState256(state)->LastPart, data32, LastBytes ); 
            } 
            // #2 Between comments #1 and #2 add algorithm specifics 
            return(SUCCESS); 
 
 
        case 384: 
        case 512: 
            if (state->unprocessed_bits > 0) 
            { 
                if ( state->unprocessed_bits + databitlen > BlueMidnightWish512_BLOCK_SIZE * 8) 
                { 
                    return BAD_CONSECUTIVE_CALL_TO_UPDATE; 
                } 
                else 
                { 
                    LastBytes = (int)databitlen >> 3; // LastBytes = databitlen / 8 
                    memcpy(hashState512(state)->LastPart + (state->unprocessed_bits >> 3), data, 
LastBytes ); 
                    state->unprocessed_bits += (int)databitlen; 
                    databitlen = state->unprocessed_bits; 
                    data64 = (u_int64_t *)hashState512(state)->LastPart; 
                } 
            } 
            else  
                data64 = (u_int64_t *)data; 
 
            p512   = hashState512(state)->DoublePipe; 
            while (databitlen >= BlueMidnightWish512_BLOCK_SIZE * 8) 
            { 
                databitlen -= BlueMidnightWish512_BLOCK_SIZE * 8; 
                // #1 Between comments #1 and #2 add algorithm specifics 
 
                state->bits_processed += BlueMidnightWish512_BLOCK_SIZE * 8; 
                Compression512(); 
                data64 += 16; 
            } 
            state->unprocessed_bits = (int)databitlen; 
            if (databitlen > 0) 
            { 
                LastBytes = ((~(((- (int)databitlen)>>3) & 0x03ff)) + 1) & 0x03ff; // LastBytes = 
Ceil(databitlen / 8) 
                memcpy(hashState512(state)->LastPart, data64, LastBytes ); 





            // #2 Between comments #1 and #2 add algorithm specifics 
            return(SUCCESS); 
         
        default:    return(BAD_HASHLEN); //This should never happen 




HashReturn FinalGPU(hashState *state, BitSequence *hashval) 
{ 
    u_int32_t *data32, *p256; 
    u_int32_t XL32, XH32, TempEven32, TempOdd32; 
 
    u_int64_t *data64, *p512; 
    u_int64_t XL64, XH64, TempEven64, TempOdd64; 
    u_int64_t p512_00, p512_01, p512_02, p512_03, p512_04, p512_05, p512_06, p512_07; 
    u_int64_t p512_08, p512_09, p512_10, p512_11, p512_12, p512_13, p512_14, p512_15; 
    u_int64_t p512_16, p512_17, p512_18, p512_19, p512_20, p512_21, p512_22, p512_23; 
    u_int64_t p512_24, p512_25, p512_26, p512_27, p512_28, p512_29, p512_30, p512_31; 
 
    DataLength databitlen; 
 
    int LastByte, PadOnePosition; 
 
    switch(state->hashbitlen) 
    { 
        case 224: 
        case 256: 
            LastByte = (int)state->unprocessed_bits >> 3; 
            PadOnePosition = 7 - (state->unprocessed_bits & 0x07); 
            hashState256(state)->LastPart[LastByte] = hashState256(state)->LastPart[LastByte] & 
(0xff << (PadOnePosition + 1) )\ 
                                                    ^ (0x01 << PadOnePosition); 
            data64 = (u_int64_t *)hashState256(state)->LastPart; 
 
            if (state->unprocessed_bits < 448) 
            { 
                memset( (hashState256(state)->LastPart) + LastByte + 1, 0x00, 
BlueMidnightWish256_BLOCK_SIZE - LastByte - 9 ); 
                databitlen = BlueMidnightWish256_BLOCK_SIZE * 8; 
                data64[7] = state->bits_processed + state->unprocessed_bits; 
            } 
            else 
            { 
                memset( (hashState256(state)->LastPart) + LastByte + 1, 0x00, 
BlueMidnightWish256_BLOCK_SIZE * 2 - LastByte - 9 ); 
                databitlen = BlueMidnightWish256_BLOCK_SIZE * 16; 
                data64[15] = state->bits_processed + state->unprocessed_bits; 
            } 
 
            data32   = (u_int32_t *)hashState256(state)->LastPart; 
            p256     = hashState256(state)->DoublePipe; 
            while (databitlen >= BlueMidnightWish256_BLOCK_SIZE * 8) 
            { 
                databitlen -= BlueMidnightWish256_BLOCK_SIZE * 8; 
                // #1 Between comments #1 and #2 add algorithm specifics 
                Compression256(); 
                data32 += 16; 
            } 
            // #2 Between comments #1 and #2 add algorithm specifics 
            break; 
 
 
        case 384: 





            LastByte = (int)state->unprocessed_bits >> 3; 
            PadOnePosition = 7 - (state->unprocessed_bits & 0x07); 
            hashState512(state)->LastPart[LastByte] = hashState512(state)->LastPart[LastByte] & 
(0xff << (PadOnePosition + 1) )\ 
                                                    ^ (0x01 << PadOnePosition); 
            data64 = (u_int64_t *)hashState512(state)->LastPart; 
 
            if (state->unprocessed_bits < 960) 
            { 
                memset( (hashState512(state)->LastPart) + LastByte + 1, 0x00, 
BlueMidnightWish512_BLOCK_SIZE - LastByte - 9 ); 
                databitlen = BlueMidnightWish512_BLOCK_SIZE * 8; 
                data64[15] = state->bits_processed + state->unprocessed_bits; 
            } 
            else 
            { 
                memset( (hashState512(state)->LastPart) + LastByte + 1, 0x00, 
BlueMidnightWish512_BLOCK_SIZE * 2 - LastByte - 9 ); 
                databitlen = BlueMidnightWish512_BLOCK_SIZE * 16; 
                data64[31] = state->bits_processed + state->unprocessed_bits; 
            } 
 
            p512   = hashState512(state)->DoublePipe; 
            while (databitlen >= BlueMidnightWish512_BLOCK_SIZE * 8) 
            { 
                databitlen -= BlueMidnightWish512_BLOCK_SIZE * 8; 
                // #1 Between comments #1 and #2 add algorithm specifics 
                Compression512(); 
                data64 += 16; 
            } 
            break; 
            // #2 Between comments #1 and #2 add algorithm specifics 
         
        default:    return(BAD_HASHLEN); //This should never happen 
    } 
 
 
    switch(state->hashbitlen) 
    { 
        case 224: 
            memcpy(hashval, p256 + 9, BlueMidnightWish224_DIGEST_SIZE ); 
            return(SUCCESS); 
        case 256: 
            memcpy(hashval, p256 + 8, BlueMidnightWish256_DIGEST_SIZE ); 
            return(SUCCESS); 
        case 384: 
            memcpy(hashval, p512 + 10, BlueMidnightWish384_DIGEST_SIZE ); 
            return(SUCCESS); 
        case 512: 
            memcpy(hashval, p512 + 8,  BlueMidnightWish512_DIGEST_SIZE ); 
            return(SUCCESS); 
        default:    return(BAD_HASHLEN); //This should never happen 
    } 
} 
 
HashReturn HashGPU(int hashbitlen, const BitSequence *data, DataLength databitlen, BitSequence 
*hashval) 
{ 
    HashReturn qq; 
    hashState state; 
 
    AllocCUDA(); 
 
    qq = InitGPU(&state, hashbitlen); 





    qq = UpdateGPU(&state, data, databitlen); 
    if (qq != SUCCESS) return(qq); 
    qq = FinalGPU(&state, hashval); 
 
    FreeCUDA(); 
 


















/* 32 bit Turbo SHA-2 (224/256) */ 
uint32_t* TurboSHA224(uint8_t *M, uint64_t l); 
uint32_t* TurboSHA256(uint8_t *M, uint64_t l); 
/* 64 bit Turbo SHA-2 (384/512) */ 
uint64_t* TurboSHA384(uint64_t **M, uint128_t N); 
uint64_t* TurboSHA512(uint64_t **M, uint128_t N); 
 











#define Ch(x,y,z)     ((x) & (y)) ^ (~(x) & (z)) 
#define Maj(x,y,z)    ((x) & (y)) ^ (( x) & (z)) ^ ((y) & (z)) 
#define SHR(x,n)      ((x) >> (n)) 
/* 32-bit specific functions */ 
#define ROTR32(x,n)    (((x) >> (n)) | ((x) << (32 - (n)))) 
#define SUM32_0(x)     ROTR32(x,2)  ^ ROTR32(x,13) ^ ROTR32(x,22) 
#define SUM32_1(x)     ROTR32(x,6)  ^ ROTR32(x,11) ^ ROTR32(x,25) 
#define VAR32_0(x)     ROTR32(x,7)  ^ ROTR32(x,18) ^ SHR(x,3) 
#define VAR32_1(x)     ROTR32(x,17) ^ ROTR32(x,19) ^ SHR(x,10) 
/* 64-bit specific functions */ 
#define ROTR64(x,n)    ((x) >> (n)) | ((x) << (64 - (n))) 
#define SUM64_0(x)     ROTR64(x,28) ^ ROTR64(x,34) ^ ROTR64(x,39) 
#define SUM64_1(x)     ROTR64(x,14) ^ ROTR64(x,18) ^ ROTR64(x,41) 
#define VAR64_0(x)     ROTR64(x,1)  ^ ROTR64(x,8)  ^ SHR(x,7) 
#define VAR64_1(x)     ROTR64(x,19) ^ ROTR64(x,61) ^ SHR(x,6) 
 
/* 32/64 bit functions */ 
/* Message expansion */ 
#define MSG_EXP(t,W,P) W[t-16]    \ 
                       + VAR32_0(W[t-15]) \ 
                       + W[t-14]   \ 
                       + VAR32_1(W[t-13]) \ 
                       + W[t-12]   \ 
                       + VAR32_0(W[t-11]) \ 
                       + W[t-10]   \ 
                       + VAR32_1(W[t-9])  \ 
                       + W[t-8]   \ 
                       + W[t-7]   \ 
                       + VAR32_0(W[t-6])  \ 
                       + W[t-5]   \ 
                       + VAR32_1(W[t-4])  \ 
                       + W[t-3]   \ 
                       + VAR32_1(W[t-2])  \ 
                       + VAR32_0(W[t-1])  \ 
                       + P[t-16] 
 
/* Initialize eight working variables: a,b,c,d,e,f,g,h */ 
#define AH_INIT(v,H,W) v[0] = H[0] + W[31];  \ 
                       v[1] = H[1] + W[30];  \ 
                       v[2] = H[2] + W[29];  \ 
                       v[3] = H[3] + W[28];  \ 
                       v[4] = H[4] + W[27];  \ 
                       v[5] = H[5] + W[26];  \ 
                       v[6] = H[6] + W[25];  \ 
                       v[7] = H[7] + W[24]; 
 
#define PROC(t,v,T,W) T[0] = v[7]      \ 
                      + SUM32_1(v[4])   \ 
                      + Ch(v[4],v[5],v[6])  \ 
                      + (W[t]   ^ W[t+16])  \ 
                      + (W[t+4] ^ W[t+24])  \ 
                      + (W[t+8] ^ W[t+20])  \ 
                      + W[t+12];    \ 
                      T[1] =  SUM32_0(v[0]) \ 
                      + Maj(v[0],v[1],v[2]);  \ 
                      v[7] = v[6];    \ 
                      v[6] = v[5];    \ 
                      v[5] = v[4];    \ 





                      v[3] = v[2];    \ 
                      v[2] = v[1];    \ 
                      v[1] = v[0];    \ 
                      v[0] = T[0] + T[1]; 
 
/* Calculate i-th iteration hash value */ 
#define iTH_HASH(v,H) H[0] = v[0] + H[0];  \ 
                      H[1] = v[1] + H[1];  \ 
                      H[2] = v[2] + H[2];  \ 
                      H[3] = v[3] + H[3];  \ 
                      H[4] = v[4] + H[4];  \ 
                      H[5] = v[5] + H[5];   \ 
                      H[6] = v[6] + H[6];   \ 
                      H[7] = v[7] + H[7]; 
 
/* Initial Hash values */ 
/* Turbo SHA-224 */ 
uint32_t H_224[] = { 0xc1059ed8, 
                     0x367cd507, 
                     0x3070dd17, 
                     0xf70e5939, 
                     0xffc00b31, 
                     0x68581511, 
                     0x64f98fa7, 
                     0xbefa4fa4 
}; 
 
/* Turbo SHA-256 */ 
uint32_t H_256[] = { 0x6a09e667, 
                     0xbb67ae85, 
                     0x3c6ef372, 
                     0xa54ff53a, 
                     0x510e527f, 
                     0x9b05688c, 
                     0x1f83d9ab, 
                     0x5be0cd19  
}; 
 
/* Turbo SHA-384 */ 
uint64_t H_384[] = { UINT64_C(0xcbbb9d5dc1059ed8), 
                     UINT64_C(0x629a292a367cd507), 
                     UINT64_C(0x9159015a3070dd17), 
                     UINT64_C(0x152fecd8f70e5939), 
                     UINT64_C(0x67332667ffc00b31), 
                     UINT64_C(0x8eb44a8768581511), 
                     UINT64_C(0xdb0c2e0d64f98fa7), 
                     UINT64_C(0x47b5481dbefa4fa4)  
}; 
 
uint64_t H_512[] = { UINT64_C(0x6a09e667f3bcc908), 
                     UINT64_C(0xbb67ae8584caa73b), 
                     UINT64_C(0x3c6ef372fe94f82b), 
                     UINT64_C(0xa54ff53a5f1d36f1), 
                     UINT64_C(0x510e527fade682d1), 
                     UINT64_C(0x9b05688c2b3e6c1f), 
                     UINT64_C(0x1f83d9abfb41bd6b), 
                     UINT64_C(0x5be0cd19137e2179)  
}; 
 
/* Initial double pipe */ 
/* Turbo SHA-224/256 */ 
uint32_t P_256[] = { 0x428a2f98, 
                     0x71374491, 
                     0xb5c0fbcf, 





                     0x3956c25b, 
                     0x59f111f1, 
                     0x923f82a4, 
                     0xab1c5ed5, 
                     0xd807aa98, 
                     0x12835b01, 
                     0x243185be, 
                     0x550c7dc3, 
                     0x72be5d74, 
                     0x80deb1fe, 
                     0x9bdc06a7, 
                     0xc19bf174  
}; 
 
/* Turbo SHA-384/512 */ 
uint64_t P_512[] = { UINT64_C(0x428a2f98d728ae22), 
                     UINT64_C(0x7137449123ef65cd), 
                     UINT64_C(0xb5c0fbcfec4d3b2f), 
                     UINT64_C(0xe9b5dba58189dbbc), 
                     UINT64_C(0x3956c25bf348b538), 
                     UINT64_C(0x59f111f1b605d019), 
                     UINT64_C(0x923f82a4af194f9b), 
                     UINT64_C(0xab1c5ed5da6d8118), 
                     UINT64_C(0xd807aa98a3030242), 
                     UINT64_C(0x12835b0145706fbe), 
                     UINT64_C(0x243185be4ee4b28c), 
                     UINT64_C(0x550c7dc3d5ffb4e2), 
                     UINT64_C(0x72be5d74f27b896f), 
                     UINT64_C(0x80deb1fe3b1696b1), 
                     UINT64_C(0x9bdc06a725c71235), 
                     UINT64_C(0xc19bf174cf692694) 
}; 
 
void TurboSHA256_iteration(uint32_t *M, uint32_t *H, uint32_t *P) { 
    uint t; 
    uint32_t W[32]; 
    uint32_t vars[8]; 
    uint32_t T[2]; 
  
    /* Step 1 */ 
    for(t=0  ; t<16 ; t++) { W[t] = M[t];            } 
    for(t=16 ; t<32 ; t++) { W[t] = MSG_EXP(t,W,P);  } 
  
    /* Step 2 */ 
    for(t=0  ; t<16 ; t++) { P[t] = W[t] + W[t+16];  } 
  
    /* Step 3 */ 
    AH_INIT(vars,H,W); 
  
    /* Step 4 */ 
    for(t=0  ; t<8 ; t++) { PROC(t,vars,T,W);        } 
  
    /* Step 5 */ 
    iTH_HASH(vars,H); 
} 
 
void TurboSHA512_iteration(uint64_t *M, uint64_t *H, uint64_t *P) { 
    uint t; 
    uint64_t W[32]; 
    uint64_t vars[8]; 
    uint64_t T[2]; 
  
    /* Step 1 */ 
    for(t=0  ; t<16 ; t++) { W[t] = M[t];            } 






    /* Step 2 */ 
    for(t=0  ; t<16 ; t++) { P[t] = W[t] + W[t+16];  } 
  
    /* Step 3 */ 
    AH_INIT(vars,H,W); 
  
    /* Step 4 */ 
    for(t=0  ; t<8 ; t++) { PROC(t,vars,T,W);        } 
  
    /* Step 5 */ 
    iTH_HASH(vars,H); 
} 
 
uint32_t* TurboSHA224(uint8_t *M, uint64_t l) { 
    int32_t a,k,delay; 
    uint8_t *M_tail; 
    uint32_t *H,*M_current; 
    uint32_t P[16]; 
    uint64_t i,r,l_bits; 
  
    /* Initialize some variables                           */ 
    l_bits = l*8; 
  
    /* Initialize hash and double pipe parameters          */ 
    H = (uint32_t *)malloc(8*sizeof(uint32_t)); 
    for(i=0 ; i<8  ; i++) { 
        H[i] = H_224[i]; 
        P[i] = P_256[i]; 
    } 
    for(i=8 ; i<16 ; i++) { 
        P[i] = P_256[i]; 
    } 
  
    /* Padding the message                                 */ 
    /* Solve this equation l+1+k = 448 mod 512 (k unknown) */ 
    a = 0; 
    r = (l % 64);  
    do { k = 448 - 1 - r*8 + 512*a; a++; } while(k < 0); 
  
    /* Initialize last Message block                       */ 
    M_tail = (uint8_t *)malloc(64*a*sizeof(uint8_t)); 
    memset(&M_tail[0],0,64*a); 
  
    delay = 0; 
    memcpy(&M_tail[0]+delay,&M[0]+(l-r),r); 
    delay += r; 
    M_tail[delay] = 0x80; 
    delay += 1; 
    memset(&M_tail[0]+delay,0,(k-7)/8); 
    delay += (k-7)/8; 
    memcpy(&M_tail[0]+delay,&l_bits,8); 
  
    for(i=0 ; i<l-r ; i+=64) TurboSHA256_iteration((uint32_t *)&M[0]+i,H,P); 
    for(i=0 ; i<a ; i+=64) TurboSHA256_iteration((uint32_t *)&M_tail[0]+i,H,P); 
  
    return H; 
} 
 
uint32_t* TurboSHA256(uint8_t *M, uint64_t l) { 
    uint i; 
    uint32_t *H; 
    uint32_t P[16]; 
  






    for(i=0 ; i<8  ; i++) { 
        H[i] = H_256[i]; 
        P[i] = P_256[i]; 
    } 
    for(i=8 ; i<16 ; i++) { 
        P[i] = P_256[i]; 
    } 
    for(i=0 ; i<l ; i++) TurboSHA256_iteration(M[i],H,P); 
  
    return H; 
} 
 
uint64_t* TurboSHA384(uint64_t **M, uint N) {  
    uint i; 
    uint64_t *H; 
    uint64_t P[16]; 
  
    H = (uint64_t *)malloc(8*sizeof(uint64_t)); 
  
    for(i=0 ; i<8  ; i++) { 
        H[i] = H_384[i]; 
        P[i] = P_512[i]; 
    } 
    for(i=8 ; i<16 ; i++) { 
        P[i] = P_512[i]; 
    } 
    for(i=0 ; i<N ; i++) TurboSHA512_iteration(M[i],H,P); 
  
    return H; 
} 
 
uint64_t* TurboSHA512(uint64_t **M, uint N) { 
    uint i; 
    uint64_t *H; 
    uint64_t P[16]; 
  
    H = (uint64_t *)malloc(8*sizeof(uint64_t)); 
  
    for(i=0 ; i<8  ; i++) { 
        H[i] = H_512[i]; 
        P[i] = P_512[i]; 
    } 
    for(i=8 ; i<16 ; i++) { 
        P[i] = P_512[i]; 
    } 
    for(i=0 ; i<N ; i++) TurboSHA512_iteration(M[i],H,P); 
  
    return H; 
} 
 
void print32_hex(uint32_t *A, int arrayNum) { 
    uint i; 
    for(i=0 ; i<arrayNum ; i++) printf("%8x ",A[i]); 
    printf("\n"); 
} 
 
void print64_hex(uint64_t *A, int arrayNum) { 
    uint i; 
    for(i=0 ; i<arrayNum ; i++) printf("%16llx ",A[i]); 
    printf("\n"); 
} 
 
struct timeval gtod_start_time; 





    gettimeofday(&gtod_start_time,0); 
} 
 
uint32_t timer_gettime(void) { 
    uint32_t result; 
    struct timeval gtod_now_time; 
  
    gettimeofday(&gtod_now_time,0); 
    result=(gtod_now_time.tv_usec-gtod_start_time.tv_usec); 
    //result+=(gtod_now_time.tv_sec-gtod_start_time.tv_sec)*1000; 
  
    return result; 
} 
 
void test(uint64_t l) { 
    uint i,j,us; 
    uint32_t *H32; 
    uint64_t *H64; 
    uint8_t *M32,*M64; 
  
    printf("Generating %ix16 (32 & 64 bit) random numbers...",l); 
    /* Create Nx16 message block full of random numbers, 32&64 bits */  
    M32 = (uint8_t *)malloc(l*sizeof(uint8_t)); 
    M64 = (uint8_t *)malloc(l*sizeof(uint8_t)); 
    for(i=0 ; i<l ; i++) { 
        srand(rdtsc()); 
        M32[i] = (uint8_t)(rand() % UINT32_MAX); 
        M64[i] = (uint8_t)(rand() % UINT32_MAX); 
    } 
    printf("done\n"); 
   
    timer_start(); 
    H32 = TurboSHA224(M32,l); 
    us = timer_gettime(); 
    printf("Turbo SHA-224 (%i us)\n",us); print32_hex(H32,8); free(H32); 
  
    timer_start();  
    H32 = TurboSHA256(M32,N);  
    us = timer_gettime(); 
    printf("Turbo SHA-256 (%i us)\n",us); print32_hex(H32,8); free(H32); 
  
    timer_start(); 
    H64 = TurboSHA384(M64,N);  
    us = timer_gettime(); 
    printf("Turbo SHA-384 (%i us)\n",us); print64_hex(H64,8); free(H64); 
  
    timer_start(); 
    H64 = TurboSHA512(M64,N); 
    us = timer_gettime(); 
    printf("Turbo SHA-512 (%i us)\n",us); print64_hex(H64,8); free(H64); 
  
    free(M32); 
    free(M64); 
} 
